Visual Computing Systems Stanford CS348K, Spring 2021

Lecture 6: Efficiently Evaluating Deep Networks

Today

- We will discuss the workload of <u>evaluating</u> deep neural **networks (performing "inference")**
	- **- This lecture will be heavily biased towards concerns of DNNs that process images (to be honest, because that is what your instructor knows best)**
	- **- But, image processing is not the application driving the majority of DNN evaluation in the world right now (its text processing, speech, ads, etc.)**

Vertical gradients $\begin{bmatrix} -1 & -2 & -1 \\ 0 & 0 & 0 \end{bmatrix}$ $\overline{0}$ 121 -1 $\mathbf{1}$

Recall: gradient detection "lters

Horizontal gradients

Note: you can think of a filter as a "detector" **of a pattern, and the magnitude of a pixel in the output image as the "response" of the "lter to the region surrounding each pixel in the input image**

Applying many "lters to an image at once

Applying many "lters to an image at once

Input RGB image (W x H x 3)

96 11x11x3 "lters (3D because they operate on RGB) 96 responses (normalized)

Adding additional layers

Example: "AlexNet" image classification DNN

Sequences of conv + reLU + pool (optional) layers

Example: AlexNet [Krizhevsky12]: 5 convolutional layers + 3 fully connected layers

Another example: VGG-16 [Simonyan15]: 13 convolutional layers

input: 224 x 224 RGB conv/reLU: 3x3x3x64 conv/reLU: 3x3x64x64 maxpool conv/reLU: 3x3x64x128 conv/reLU: 3x3x128x128 maxpool

conv/reLU: 3x3x128x256 conv/reLU: 3x3x256x256 conv/reLU: 3x3x256x256 maxpool conv/reLU: 3x3x256x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

fully-connected 4096

fully-connected 4096

fully-connected 1000

soft-max

Layer 1

Stanford CS348K, Spring 2021

Why deep? Right: images that generate strongest response for filters at each layer **Left: what pixels trigger the response**

[image credit: Zeiler 14]

Inception (GoogleLeNet)

ResNet (34 layer version)

E!ciently implementing convolution layers

Dense matrix multiplication

What is the problem with this implementation?

Low arithmetic intensity (does not exploit temporal locality in access to A and B)

Blocked dense matrix multiplication

Idea: compute partial result for block of C while required blocks of A and B remain in cache (Assumes BLOCKSIZE chosen to allow block of A, B, and C to remain resident) Self check: do you want as big a BLOCKSIZE as possible? Why?

Hierarchical blocked matrix mult

float A[M][K];

- **float B[K][N];**
- **float C[M][N];**

// compute C += A * B

#pragma omp parallel for for (int jblock2=0; jblock2<M; jblock2+=L2_BLOCKSIZE_J) for (int iblock2=0; iblock2<N; iblock2+=L2_BLOCKSIZE_I) for (int kblock2=0; kblock2<K; kblock2+=L2_BLOCKSIZE_K) for (int jblock1=0; jblock1<L1_BLOCKSIZE_J; jblock1+=L1_BLOCKSIZE_J) for (int iblock1=0; iblock1<L1_BLOCKSIZE_I; iblock1+=L1_BLOCKSIZE_I) for (int kblock1=0; kblock1<L1_BLOCKSIZE_K; kblock1+=L1_BLOCKSIZE_K) for (int j=0; j<BLOCKSIZE_J; j++) for (int i=0; i<BLOCKSIZE_I; i++) for (int k=0; k<BLOCKSIZE_K; k++)

Not shown: final level of "blocking" for register locality...

 ...

Exploit multiple levels of memory hierarchy

Blocked dense matrix multiplication (1)

... for (int j=0; j<BLOCKSIZE_J; j++) { for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) { simd_vec C_accum = vec_load(&C[jblock+j][iblock+i]); for (int k=0; k<BLOCKSIZE_K; k++) { // C = A*B + C simd_vec A_val = splat(&A[jblock+j][kblock+k]); // load a single element in vector register simd_muladd(A_val, vec_load(&B[kblock+k][iblock+i]), C_accum); } vec_store(&C[jblock+j][iblock+i], C_accum); } } BLOCKSIZE_J BLOCKSIZE_I BLOCKSIZE_J Consider SIMD parallelism within a block

Vectorize i loop Good: also improves spatial locality in access to B Bad: working set increased by SIMD_WIDTH, still walking over B in large steps

Blocked dense matrix multiplication (2)

Assume *i* **dimension is small. Previous vectorization scheme (1) would not work well. Pre-transpose block of B (copy block of B to temp bu#er in transposed form) Vectorize innermost loop**

Blocked dense matrix multiplication (3)

```
// assume blocks of A and C are pre-transposed as Atrans and Ctrans
for (int j=0; j<BLOCKSIZE_J; j+=SIMD_WIDTH) {
    for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) {
       simd_vec C_accum[SIMD_WIDTH];
       for (int k=0; k<SIMD_WIDTH; k++) // load C_accum for a SIMD_WIDTH x SIMD_WIDTH chunk of C^T
          C_accum[k] = vec_load(&Ctrans[iblock+i+k][jblock+j]);
       for (int k=0; k<BLOCKSIZE_K; k++) {
         simd_vec bvec = vec_load(&B[kblock+k][iblock+i]);
         for (int kk=0; kk<SIMD_WIDTH; kk++) // innermost loop items not dependent
             simd_muladd(vec_load(&Atrans[kblock+k][jblock+j], splat(bvec[kk]), C_accum[kk]);
       }
       for (int k=0; k<SIMD_WIDTH; k++)
         vec_store(&Ctrans[iblock+i+k][jblock+j], C_accum[k]);
    }
}
```


3x3 convolution as matrix-vector product

O(N) storage overhead for filter with N elements Must construct input data matrix

Construct matrix from elements of input image

Note: 0-pad matrix

Multiple convolutions as matrix-matrix mult

Multiple convolutions on multiple input channels

9 x num input channels

For each filter, sum responses over input channels

Equivalent to (3 x 3 x num_channels) convolution on (W x H x num_channels) input data

Direct implementation of conv layer (batched)

float input[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][INPUT_DEPTH]; float output[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][LAYER_NUM_FILTERS]; float layer_weights[LAYER_NUM_FILTERS][LAYER_CONVY][LAYER_CONVX][INPUT_DEPTH];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)
    for (int j=0; j<INPUT_HEIGHT; j++)
       for (int i=0; i<INPUT_WIDTH; i++)
          for (int f=0; f<LAYER_NUM_FILTERS; f++) {
             output[img][j][i][f] = 0.f;
            for (int kk=0; kk<INPUT_DEPTH; kk++) \qquad // sum over filter responses of input channels
                for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)
                   for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)
                       output[img][j][i][f] += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
           }
```
Seven loops with signi"cant input data reuse: reuse of "lter weights (during convolution), and reuse of input values (across di#erent "lters)

Avoids O(N) footprint increase by avoiding materializing input matrix In theory loads O(N) times less data (potentially higher arithmetic intensity… but matrix mult is typically compute-bound) But must roll your own highly optimized implementation of complicated loop nest.

Convolutional layer in Halide

```
int in_w, in_h, in_ch = 4; // input params: assume initialized 
Func in_func; // assume input function is initialized
int num_f, f_w, f_h, pad, stride; // parameters of the conv layer
Func forward = Func("conv");
Var x, y, z, n; // z is num input channels, n is batch dimension
// This creates a padded input to avoid checking boundary
// conditions while computing the actual convolution
f_in_bound = BoundaryConditions::repeat_edge(in_func, 0, in_w, 0, in_h);
// Create buffers for layer parameters
Halide::Buffer<float> W(f_w, f_h, in_ch, num_f)
Halide::Buffer<float> b(num_f);
// domain of summation for filter of size f_w x f_h x in_ch
RDom r(0, f_w, 0, f_h, 0, in_ch);
// Initialize to bias
forward(x, y, z, n) = b(z);
forward(x, y, z, n) += W(r.x, r.y, r.z, z) *
                      f_in_bound(x*stride + r.x - pad, y*stride + r.y - pad, r.z, n);
```
Consider scheduling this seven-dimensional loop nest! (p.s. You don't have to consider, you will!)

-
-

Algorithmic improvements

- **■** Direct convolution can be implemented efficiently in Fourier domain **(convolution → element-wise multiplication)**
	- **- Overhead: FFT to transform inputs into Fourier domain, inverse FFT to get responses back to spatial domain (NlgN)**
	- **- Inverse transform amortized over all input channels (due to summation over inputs)**
- **■** Direct convolution using work-efficient Winograd convolutions
1D example: consider producing two outputs of a 3-tap 1D convolution with weights: w₀ w₁ w₂

Winograd 1D 3-element filter: 4 multiplies 8 additions $(4 to compute m's + 4 to reduce final result)$

$$
\begin{bmatrix} y_0 \\ y_1 \end{bmatrix} = \begin{bmatrix} x_0 & x_1 & x_2 \\ x_1 & x_2 & x_3 \end{bmatrix} \begin{bmatrix} w_0 \\ w_1 \\ w_2 \end{bmatrix} = \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}
$$

Direct convolution: 6 multiplies, 4 adds In 2D can notably reduce multiplications (3x3 "lter: 2.25x fewer multiples for 2x2 block of output)

$$
m_1 = (x_0 - x_1)w_0
$$

\n
$$
m_2 = (x_1 + x_2) \frac{w_0 + w_1 + w_2}{2}
$$

\n
$$
m_3 = (x_2 - x_1) \frac{w_0 - w_1 + w_2}{2}
$$

\n
$$
m_4 = (x_1 - x_3)w_2
$$

\n**Hint: Theorem 24**
\n**Filter dependent**
\n**Chapter 34**
\n**Filter dependent**
\n**Example 46**
\n**Example 58**
\n**Filter dependent**
\n**Example 68**
\n**Example 7**
\n**Filter dependent**
\n**Example 89**
\n**Figure 10**
\n**Figure 11**
\n**Figure 12**
\n**Figure 13**
\n**Figure 14**
\n**Example 15**
\n**Example 16**
\n**Example 18**
\n**Example 19**
\n**Example 19**
\n**Example 10**
\n**Example 10**
\n**Example 10**
\n**Example 11**
\n**Example 12**
\n**Example 13**
\n**Example 14**
\n**Example 15**
\n**Example 16**
\n**Example 18**
\n**Example 19**
\n**Example 19**
\n**Example 10**
\n**Example 10**
\n**Example 10**
\n**Example 11**
\n**Example 11**
\n**Example 13**
\n**Example 14**
\n**Example 15**
\n**Example 16**
\n**Example 18**
\n**Example 19**
\n**Example 19**
\n**Example 10**
\n**Example 10**
\n**Example 11**
\n**Example 11**
\n**Example 13**
\n**Example 14**
\n**Example 15**
\n**Example 18**<

Example: CUDNN convolution

Possible algorithms:

CUDNN_CONVOLUTION_FWD_ALGO_IMPLICIT_GEMM

tensor data.

CUDNN_CONVOLUTION_FWD_ALGO_IMPLICIT_PRECOMP_GEMM

This algorithm expresses convolution as a matrix product without actually explicitly forming the matrix that holds the input tensor data, but still needs some memory workspace to precompute some indices in order to facilitate the implicit construc of the matrix that holds the input tensor data.

CUDNN_CONVOLUTION_FWD_ALGO_GEMM

This algorithm expresses the convolution as an explicit matrix product. A significant memory workspace is needed to store t matrix that holds the input tensor data.

CUDNN_CONVOLUTION_FWD_ALGO_DIRECT

This algorithm expresses the convolution as a direct convolution (for example, without implicitly or explicitly doing a matrix multiplication).

CUDNN_CONVOLUTION_FWD_ALGO_FFT

This algorithm uses the Fast-Fourier Transform approach to compute the convolution. A significant memory workspace is nee to store intermediate results.

CUDNN_CONVOLUTION_FWD_ALGO_FFT_TILING

This algorithm uses the Fast-Fourier Transform approach but splits the inputs into tiles. A significant memory workspace is needed to store intermediate results but less than CUDNN CONVOLUTION FWD ALGO FFT for large size images.

CUDNN_CONVOLUTION_FWD_ALGO_WINOGRAD

This algorithm uses the Winograd Transform approach to compute the convolution. A reasonably sized workspace is needed store intermediate results.

CUDNN_CONVOLUTION_FWD_ALGO_WINOGRAD_NONFUSED

store intermediate results.

This algorithm expresses the convolution as a matrix product without actually explicitly forming the matrix that holds the in

This algorithm uses the Winograd Transform approach to compute the convolution. A significant workspace may be needed t

Revall: NVIDIA V100 GPU (80 SMs)

N=1, P=Q=64 case: 64 x 64 x 128 x 1 = 524K outputs = 2 MB of output data (float32)

Higher performance with "more work"

N=32, P=Q=256 case: 256 x 256 x 128 x $32 = 256$ M outputs $= 1$ GB of output data (float32)

NCHW data layout

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5. \bullet
- W is the image width; 4.

 $c = 2$

 $c = 62$

. . .

 $c = 63$

	1240 1241 1242 1243	
	1244 1245 1246 1247	
	1248 1249 1250 1251	
	1252 1253 1254 1255	
	1256 1257 1258 1259	

NHWC data layout

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5. \bullet
- W is the image width; 4.

 $c = 1$

 $c = 2$

 $c = 62$

 \cdots

 $c = 63$

	1240 1241 1242 1243	
	1244 1245 1246 1247	
	1248 1249 1250 1251	
	1252 1253 1254 1255	
	1256 1257 1258 1259	

Another layout (blocked C)

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5. \bullet
- W is the image width; 4.

 $c = 0$ $\bf{0}$ $\mathbf{1}$ 5 $\overline{4}$ 9 8 $\overline{1}$ 13 12 $\overline{1}$ 17 16 $\overline{1}$

 \cdot \cdot \cdot

 $c = 1$

 $c = 2$

 $c = 62$

 \cdots

 $c = 63$

	1240 1241 1242 1243	
	1244 1245 1246 1247	
	1248 1249 1250 1251	
	1252 1253 1254 1255	
	1256 1257 1258 1259	

Libraries o#ering high-performance implementations of key DNN layers

TensorFlow NN ops

tensorflow::ops::FusedBatchNormGra tensorflow::ops::FusedBatchNormGra tensorflow::ops::FusedBatchNormGra :nsorflow::ops::FusedBatchNormV2 ensorflow::ops::FusedBatchNormV3 ensorflow::ops::FusedPadConv2D :nsorflow::ops::FusedResizeAndPad ensorflow::ops::InTopK ensorflow::ops::InTopKV2 ensorflow::ops::L2Loss ensorflow::ops::LRN ensorflow::ops::LogSoftmax ensorflow::ops::MaxPool :nsorflow::ops::MaxPool3D :nsorflow::ops::MaxPool3DGrad :nsorflow::ops::MaxPool3DGradGrad :nsorflow::ops::MaxPoolGradGrad :nsorflow::ops::MaxPoolGradGradV2 :nsorflow::ops::MaxPoolGradGradWi :nsorflow::ops::MaxPoolGradV2 :nsorflow::ops::MaxPoolV2 :nsorflow::ops::MaxPoolWithArgma> ensorflow::ops::NthElement :nsorflow::ops::QuantizedAvgPool :nsorflow::ops: uantizedBatchNormWithGlobalNorn ensorflow::ops::QuantizedBiasAdd ensorflow::ops::QuantizedConv2D tensorflow:"ons:"QuantizedMaxPool

Libraries o#ering high-performance implementations of key DNN layers F TensorFlow NN ops

NVIDIA CUDNN

Intel[®] oneAPI Deep Neural Network Library

Different layers of a single DNN may benefit from unique scheduling strategies

Notice sizes of weights and activations in this network police sizes of weights and activations in this networ (and consider SIMD widths of modern machines). **Notice sizes of weights and activations in this network:**

Ug for library implementers! this approach is used in the popular Caffe package \mathcal{I}_1 , we have \mathcal{I}_2 package \mathcal{I}_3 . The popular Caffe package \mathcal{I}_4

Table 1. MobileNet Body Architecture

Memory tra!c between operations

▪ Consider this sequence:

- **Imagine the bandwidth cost of dumping 1 GB of conv outputs to memory, and reading it back in between each op!**
- **▪ But note that per-element [scale+bias] operation can easily be performed per-element right after each element is computed by conv!**
- **▪ And max pool's output can be computed once every 2x2 region of output is computed.**

Fusing operations with conv layer

float input[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][INPUT_DEPTH]; float output[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][LAYER_NUM_FILTERS]; float layer_weights[LAYER_NUM_FILTERS][LAYER_CONVY][LAYER_CONVX][INPUT_DEPTH];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)
    for (int j=0; j<INPUT_HEIGHT; j++)
       for (int i=0; i<INPUT_WIDTH; i++)
          for (int f=0; f<LAYER_NUM_FILTERS; f++) {
            float tmp = 0.f;for (int kk=0; kk<INPUT_DEPTH; kk++) \qquad // sum over filter responses of input channels
                for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)
                   for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)
                       tmp += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
             output[img][j][i][f] = tmp*scale + bias;
           }
```
Exercise to class 1: Is there a way to eliminate the scale/bias operation completely?

Exercise to class 2: How would you also "fuse" in the max pool?

Old style: hardcoded "fused" ops

This function applies a bias and then an activation to the convolutions or cross-correlations of cudnnConvolutionForward(), returning results in y. The full computation follows the equation $y = act$ (alpha1 * conv(x) + alpha2 * z + bias $)$.

Tensorflow:

a preprocess during a convolution.

Fusion example: CUDNN "backend"

Note for operation fusion use cases, there are two different mechanisms in cuDNN to support them. First, there are engines containing offline compiled kernels that can support certain fusion patterns. These engines try to match the user provided operation graph with their supported fusion pattern. If there is a match, then that particular engine is deemed suitable for this use case. In addition, there are also runtime fusion engines to be made available in the upcoming releases. Instead of passively matching the user graph, such engines actively walk the graph and assemble code blocks to form a CUDA kernel and compile on the fly. Such runtime fusion engines are much more flexible in its range of support. However, because the construction of the execution plans requires runtime compilation, the one-time CPU overhead is higher than the other engines.

Compiler generate new implementations that "fuse" multiple operations into a single node that executes e!ciently (without runtime overhead or communicating intermediate results through memory)

Note: this is Halide "compute at"

Many e#orts to automatically schedule key DNN operations

Sturm Open Deep Learning Compiler Stack

license Apache 2.0 build passing

Documentation | Contributors | Community | Release Notes

TVM is a compiler stack for deep learning systems. It is designed to close the gap between the productivity-focused deep learning frameworks, and the performance- and efficiency-focused hardware backends. TVM works with deep learning frameworks to provide end to end compilation to different backends. Checkout the tym stack homepage for more information.

NVIDIA TensorRT

Programmable Inference Acco

Multi-Level IR Compiler Framework

More optimizations

- **▪ Low precision**
- **▪ Sparsi"cation**
	- **- Via automatic mechanisms**
	- **- Via engineering better DNN topologies**
	- **- Via automating engineering of better DNN topologies**
- **▪ Dynamic execution**
- **▪ Specialization to input domain (not today)**

Use of low precision values

- **▪ Many e#orts to use low precision values for DNN weights and intermediate activations**
- **▪ Eight and 16 bit values are common**
- **▪ In the extreme case: 1-bit**

Mohammad Rastegari[†], Vicente Ordonez[†], Joseph Redmon*, Ali Farhadi^{†*}

Abstract. We propose two efficient approximations to standard convolutional neural networks: Binary-Weight-Networks and XNOR-Networks. In Binary-Weight-Networks, the filters are approximated with binary values resulting in $32 \times$ memory saving. In XNOR-Networks, both the filters and the input to convolutional layers are binary. XNOR-Networks approximate convolutions using primarily binary operations. This results in $58 \times$ faster convolutional operations (in terms of number of the high precision operations) and $32\times$ memory savings. XNOR-Nets offer the possibility of running state-of-the-art networks on CPUs (rather than GPUs) in real-time. Our binary networks are simple, accurate, efficient, and work on challenging visual tasks. We evaluate our approach on the ImageNet classification task. The classification accuracy with a Binary-Weight-Network version of AlexNet is the same as the full-precision AlexNet. We compare our method with recent network binarization methods, BinaryConnect and BinaryNets, and outperform these methods by large margins on ImageNet, more than 16% in top-1 accuracy. Our code is available at: http://allenai.org/plato/xnornet.

XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks

Allen Institute for AI^{\dagger} , University of Washington* {mohammadr, vicenteor}@allenai.org {pjreddie, ali}@cs.washington.edu

Pruning/Sparsi"cation

Automatic? Hand-engineered?

"Pruning" (sparsifying) a network

If weight is near zero, then corresponding input has little impact on output of neuron.

"Pruning" (sparsifying) a network

Idea: prune connections with near zero weight

Remove entire units if all connections are pruned.

Representing "sparsi"ed" networks

Reduce storage over head of indices by delta encoding them to fit in 8 bits

Step 1: prune low-weight links (iteratively retrain network, then prune)

- Store weight matrices in compressed sparse row (CSR) format

- **- Compress weights by only storing index of assigned cluster (lg(k) bits)**
- **- This is a form of lossy compression** Figure 2: Representing the matrix space of matrix space in the matrix space in the matrix space of \overline{P}

Efficiently storing the surviving connection Step 2: Weight sharing: make surviving the surviving step 2: Weight sharing 3.4 and 10.000 set of weight

- Cluster weights via k-means clustering

Step 3: Huffman encode quantized weights and CSR indices (lossless compression)

[Figure credit: Han ICLR16]

Span Exceeds 8=2^3

VGG-16 sparsification This sparsimed to the sparse of \sim

rings in Tany Comicclea layers auc to Compiliation of pruning, quantization, Humman c Large savings in fully connected layers due to combination of pruning, quantization, Huffman encoding \ast

P = connection pruning (prune low weight connections)

Q = quantize surviving weights (using shared weights) and the set of these layers in the set of these layers in the set of the set o

 $H = H$ **uffman encode**

$\boldsymbol{\delta}$ of automatic pruning app * Benefits of automatic pruning apply mainly to fully connected layers, but unfortunately many modern networks **are dominated by costs of convolutional layers**

[Han ICLR16]

H = Huffman encode **this is also critical formulation and formulation algorithms where** \mathbf{u} **imageNet Image Classification Performance** Let we spires, the comparator and all manual end of the season of the manual manual manual manual methods of t
All manual m **ImageNet Image Classification Performance**

Stanford CS348K, Spring 2021

This a great example of non-domain-specific vs. **domain-speci"c approach to innovation**

Leveraging ML domain-knowledge: engineering more **e!cient topologies (aka better algorithm design) n** i
İ usingqorithm aes ain-knowledge inferencee:
go : engineel
orithm de
r-provisioned substantially l
Construction
Construction \blacksquare $\overline{\mathcal{S}}$ $\overline{\mathsf{in}}$ a $\mathbf k$ [8]. Still, a b $\overline{\mathbf{S}}$ n die besteht van die besteht
Die besteht van die besteht va
D most e
e λ \Box is $\overline{}$ changedhere the control of \mathbf{f} with otheroptions, and the contract of t competition, and andn
C L
e $\overline{}$ **opologi**
Is for image data. **0** C
c $\overline{}$ er the firstac
Z rate, Twopredictions.
Contractor \mathbf{p} **n** isc
C with the contract of the contr validation**n** There t n
1 t
. 2) is used to the contract of e

in

a

el iterations.
El

- **▪ Original DNNs for image recognition were heavily over-provisioned** :og i<mark>tion</mark> we re dia kalendary at ang dia kanya at ang dia kanya at ang ang dia mana dia kanya at ang dia dan ang dia dan ang dia dan dia da to eavily to Original DNNs truth de la contradicación de la \vert nal DN
	- **- Large "lters, many "lters**
- **▪ Modern DNNs designs are hand-designed to be sparser**

ResNet (34 layer version)

Stanford CS348K, Spring 2021 $\overline{}$

Modular network designs

Stanford CS348K, Spring 2021 Inception-v4 network. This is the Inception-B block of Figure 9.

Inception stem $t_{\rm eff}$ shed this uniform choices and made uniform choices and made uniform choices and made uniform choices and \sim for Inconstitution blocks for the Inconstitution of the International Section and the International Section 20 FILCENTIALISTS work and Figures 3, 5, 6, 6, 6, 6, 7 and 8 for the detailed structures 3, 6, 7 and 8 for the detailed structure

299x299x3

149x149x32

147x147x32

147x147x64

73x73x160

ResNet

3x3 conv, 64

₩

3x3 conv, 64

3x3 conv, 64

 $\overline{\textbf{v}}$

 \blacktriangledown

3x3 conv, 64

 \blacktriangledown

3x3 conv, 128, /2

3x3 conv, 128

 \blacktriangledown

▼

3x3 conv, 128

 $\overline{\bm{\mathsf{v}}}$

3x3 conv, 128

3x3 conv, 128

₩

₩

3x3 conv, 128

₩

3x3 conv, 128

3x3 conv, 128

3x3 conv, 256, /2

3x3 conv, 256

▼

3x3 conv, 256

3x3 conv, 256

3x3 conv, 256

 \blacktriangledown

3x3 conv, 256

 $\overline{\textbf{v}}$

3x3 conv, 256

3x3 conv, 256

3x3 conv, 256

 \blacktriangledown

3x3 conv, 256

▼

3x3 conv, 256

 \blacktriangledown

3x3 conv, 256

3x3 conv, 512, /2

3x3 conv, 512

3x3 conv, 512

3x3 conv, 512

 \blacktriangledown

3x3 conv, 512

 $\overline{\bm{\mathbf{v}}}$

▼

3x3 conv, 512

avg pool

fc 1000

Figure 10. The schema for 35×35 grid (Inception-ResNet-A) module of Inception-ResNet-v1 network.

Stanford CS348K, Spring 2021

E#ect of topology innovation

15B 1.5B 1.8B 0.6B

[2014] [2015] [2016] [2017]

*** 10-crop results (ResNet 1-crop results are similar to other DNNs in this table)**

Cost/image (MADDs)

Improving accuracy/cost (image classification)

2014 →2017 ~ 25x improvement in cost at similar accuracy

Depthwise separable convolution

NUM_CHANNELS work per output pixel (per filter)

Convolution Layer Depthwise Separable Conv Layer

Main idea: factor NUM_FILTERS 3x3xNUM_CHANNELS convolutions into:

- **- NUM_CHANNELS 3x3x1 convolutions for each input channel**
- **- And NUM_FILTERS 1x1xNUM_CHANNELS convolutions to combine the results**

Image credit: Eli Bendersky https://eli.thegreenplace.net/2018/depthwise-separable-convolutions-for-machine-learning/

MobileNet

Factor NUM_FILTERS 3x3xNUM_CHANNELS convolutions into:

- **- NUM_CHANNELS 3x3x1 convolutions for each input channel**
- **- And NUM_FILTERS 1x1xNUM_CHANNELS convolutions to combine the results**

[Howard et al. 2017]

Value of improving DNN topology the entire training set after every parameter update. Some of the previous approaches (e.g. ances rather than joint covariances; in the joint covariances; in the joint case, reg- α ularization would be required since the mini-batch size is $\mathbf{r} = \mathbf{r} \cdot \mathbf{r}$ likely to be smaller than the number of activations being

- Increasing overall accuracy on a task (often primary goal of CV/ML papers) ncreasing overall accuracy on a task (
- **<u>E**</u> Increasing accuracy/unit cost ncreasing accuracy/unit cost
- What is cost of executing DNN inference? what is cost of executing divivaliterent
	- Number of ops? (often measured in multiply adds) Let the normalized values be x $\frac{1}{2}$...m. We refer to the transformation $\frac{1}{2}$
	- **2 Bandwidth?**
		- **-** Loading model weights + loading/storing intermediate activations
	- **- Careful! Certain layers are bandwidth bound, e.g., batch norm** Since the full Cartain layers are hand and not even motor when when

$\mathcal{L}(\mathbf{C}|\mathbf{B})$ mini-batch batch B of $\mathcal{L}(\mathbf{C}|\mathbf{B})$ of $\mathcal{L}(\mathbf{C}|\mathbf{D})$ iten primary goal of CV/ML papers) focus on a particular activation x(k) and omit k for clarity.

g/storing intermediate activations Transform in Algorithm 1. In the algorithm, \$ is a constant rath pound, e.g., patch norm

Input: Values of x over a mini-batch: $\mathcal{B} = \{x_{1...m}\};$ Parameters to be learned: γ , β **Output:** $\{y_i = BN_{\gamma,\beta}(x_i)\}\$

 \sum \overline{m} $i=1$ // mini-batch mean \sum \overline{m} $i=1$ $(x_i - \mu_B)$ // mini-batch variance $x_i - \mu_{\mathcal{B}}$ $\sqrt{\sigma_{\mathcal{B}}^2 + \epsilon}$ // normalize $y_i \leftarrow \gamma \hat{x}_i + \beta \equiv BN_{\gamma,\beta}(x_i)$ // scale and shift

Stanford CS348K, Spring 2021

 $\frac{1}{2}$ Implication: number of math ops can be a poor dictor of run time of network! (too small to training data set. As shown in (LeCun et al., 1998b), such utilize processor, bandwidth bound, etc.) *predictor of run time of network! (too small to*

 $\mu_{\mathcal{B}} \leftarrow$ 1 \overline{m} $\sigma^2_{\mathcal{B}} \leftarrow$ 1 \overline{m} \widehat{x} $x_i \leftarrow$

sary simplifications. The first is that instead of whitening Depthwise separable convolutions add dditional hatch norm onerations to network $\boldsymbol{\epsilon}$ and $\boldsymbol{\epsilon}$ and $\boldsymbol{\epsilon}$ in a layer of $\boldsymbol{\epsilon}$ layer $\boldsymbol{\epsilon}$ (after each step of depthwise conv layer) **additional batch norm operations to network**

Model optimization techniques

- **▪ Manually designing better models**
	- **- Common parameters: depth of network, width of "lters, number of "lters per layer, convolutional stride, etc.**
- **▪ Good scheduling of performance-critical operations (layers)**
	- **- Loop blocking/tiling, fusion**
	- **- Typically optimized manually by humans (but significant research Property e#orts to automate scheduling)**
- **▪ Compressing models**
	- **- Lower bit precision**
	- **- Automatic sparsi"cation/pruning**
- **▪ Automatically discovering e!cient model topologies (architecture search)**

DNN architecture search

- **▪ Learn an e!cient DNN topology along with associated weights**
- **▪ Example: progressive neural architecture search [Liu et al. 18]**

"Block" = (input1, input2, op1, op2)

Eight possible operations:

3x3 depthwise-separable conv 5x5 depthwise-separable conv 7x7 depthwise-separable conv 1x7 followed by 7x1 conv

identity 3x3 average pool 3x3 max pool

3x3 dilated conv

Architecture search space

Cells are DAGs of *B* **blocks**

DNNs are sequences of *N* **cells**

Cells have one output, can receive input from all prior cells

Progressive neural architecture search results

▪ Automatic search was able to "nd model architectures that yielded similar/ better accuracy to hand designed models (and comparable costs)

▪ Forms of architecture search implemented by Cloud-based ML hosting services (user provides training data, service searches for good model)

Dynamic Execution (conditionally execute only parts of the network)

Main idea of dynamic networks

Not all inputs require execution of the full capacity of the network Example: cat detector

Positive example Hard negative

example

(May require deeper network, with many features per layer to discriminate)

Easy negative example

May be able to detect with smaller number of features.

Small on screen

Some regions of the screen might need more processing than others.

- **▪ Not all inputs require execution of the full capacity of the network**
- **Example 1: "cascade", terminate early if confident in the result**

Main idea of dynamic networks

▪ Example 2: given input, compute only a subset of features and use those to perform task

Summary: e!ciently evaluating deep nets

- **▪ Workload characteristics:**
	- **- Convlayers: high arithmetic intensity, significant portion of cost when evaluating DNNs for computer vision**
	- **- Similar data access patterns to dense-matrix multiplication (exploiting temporal reuse is key), but direct implementation as matrix-matrix multiplication is sub-optimal**
- **▪ Signi"cant interest in reducing size of DNNs for more e!ciency evaluation**
- **▪ Algorithmic techniques (better DNN model architectures) are responsible for signi"cant speedups in recent years**
	- **- Expect increasing use of automated model search techniques**