Lecture 1: Course Introduction + Review of Throughput HW Architecture

Visual Computing Systems Stanford CS348K, Spring 2021

Hello from the course staff

Your instructor (me)





Prof. Kayvon

Your CA

David Durst

Visual computing applications have always demanded some of the world's most advanced parallel computing systems



Ivan Sutherland's Sketchpad on MIT TX-2 (1962)

The frame buffer Shoup's SuperPaint (PARC 1972-73)





16 2K shift registers (640 x 486 x 8 bits)

The frame buffer Shoup's SuperPaint (PARC 1972-73)







16 2K shift registers (640 x 486 x 8 bits)

Xerox Alto (1973)

The CY State and series in the Constant of the State of t

EE 286 (CS 142)

the same descent of the same of the same of the bull benefities and the

heis there a kes

Tals Survey (1970)

Martings	The second second in the survey of the second s
lucion la r	-balan River, Takin anda
licening	Charge Manadaman, White Saids. Charge on the Samuel And
	The set of first and the set of any first first set through a set
and star to a south	

EE 200 (CS 142)

Preprendition Language Features and Own Implementation

That Distant To Barth

the Manager and the second second

The particles of the contract is to particular the contract of the particular free to the provide the provident of the particular of the p

Bravo (WYSIWYG)



TI 74181 ALU



Control & Test I/O

UNC Pixel Planes (1981), computation-enhanced frame buffer

Jim Clark's Geometry Engine (1982)

ASIC for geometric transforms used in real-time graphics



NVIDIA Titan V Volta GPU (2017)

~ 12 TFLOPs fp32 Similar to ASCI Q (top US supercomputer circa 2002)

0

 (\mathfrak{z})

0



Real-time rendering



Screenshot: Red Dead Redemption

Image analysis via deep learning



Image Credit: Detectron2

Digital photography: major driver of compute capability of modern smartphones

Portrait mode

(simulate effects of large aperture DSLR lens)





High dynamic range (HDR) photography

Modern smartphones utilize multiple processing units to quickly generate high-quality images



Image Credit: Anandtech / TechInsights Inc.

Apple A13 Bionic



Datacenter-scale applications



Image Credit: TechInsights Inc.

Youtube

Transcode, stream, analyze...

16 36M

4.4M



#LuisFonsi #Despacito #Imposible

Luis Fonsi - Despacito ft. Daday Yankee

6,703,305,990 views • Jan 12, 2017

...

→ SHARE =+ SAVE

On every vehicle: analyzing images for transportation

Intel "FreeD": 38 cameras in stadium used to reconstruct 3D, system renders new view from quarterback's eyes

What is this course about?

Accelerator hardware architecture?

Graphics/vision/digital photography algorithms?

Programming systems?

What we will be learning about

Visual Computing Workloads Algorithms for image/video processing, DNN evaluation, data compression, etc.

If you don't understand key workload characteristics, how can you design a "good" system?

What we will be learning about

Modern Hardware Organization

High-throughput hardware designs (parallel, heterogeneous, and specialized) fundamental constraints like area and power

If you don't understand key constraints of modern hardware, how can you design algorithms that are well suited to run on it efficiently?

What we will be learning about

Programming Model Design

Choice of programming abstractions, level of abstraction issues, domain-specific vs. general purpose, etc.

Good programming abstractions enable productive development of applications, while also providing system implementors flexibility to explore highly efficient implementations

This course is about architecting efficient and scalable systems...

It is about the process of understanding the fundamental structure of problems in the visual computing domain, and then leveraging that understanding to...

To design more efficient and more robust algorithms

To build the most efficient hardware to run these algorithms

To design programming systems to make developing new applications simpler, more productive, and highly performant

Course topics

- The digital camera photo processing pipeline in modern smartphones **Basic algorithms (the workload)**
 - **Programming abstractions for writing image processing apps** Mapping these algorithms to parallel hardware

Systems for creating fast and accurate deep learning models **Designing efficient DNN topologies, pruning, model search and AutoML** Hardware for accelerating deep learning (why GPUs are not efficient enough!) Algorithms for parallel training (async and sync) **Raising level of abstraction when designing models** System support for automating data labeling

Processing and Transmitting Video Efficient DNN inference on video Trends in video compression (particularly relevant these days) How video conferencing systems work

Recent advances in real-time (hardware accelerated) ray tracing **Ray tracing workload Recent API and hardware support for real-time ray tracing** How deep learning, combined with RT hardware, is making real time ray tracing possible

Course Logistics

Logistics of a all-virtual class

- Course web site:
 - <u>http://cs348k.stanford.edu</u>
 - My goal is to post lecture slides the night before class
- All announcements will go out via Piazza (not via Canvas)

Expectations of you

40% participation

- There will be ~1 assigned paper reading per class
- You will submit a response to each reading by noon on class days
- We will start the class with a discussion of the reading
- 20% two programming assignments (first 1/2 of course)
 - Implement and optimize a simple HDR photography processing pipeline
 - Understanding why "blocking" a conv layer in a DNN matters
- 40% self-selected term project
 - I suggest you start thinking about projects now

Review (or crash course):

key principles of modern throughput computing hardware

Let's crack open a modern smartphone

Google Pixel 2 Phone:

Qualcomm Snapdragon 835 SoC + Google Visual Pixel Core

Visual Pixel Core Programmable image processor and DNN accelerator

"Hexagon" Adreno 540 **Programmable DSP** Snapdragon **Graphics Processing** X16 LTE modem data-parallel multi-media Unit (GPU) processing Display Wi-Fi Processing Unit Processing Unit (DPU) Qualcomm Hexagon DSP Spectra 180 Camera All-Ways HVX Image Signal Processor rware Qualcomm® Kryo 280 CPU **ASIC for processing camera** Agstic Audio sensor pixels Qualcomm Qualcomm[®] **Haven Security** IZat[™] Location

Video

(VPU)

Multi-core GPU (3D graphics, **OpenCL data-parallel compute**)

Video encode/decode ASIC

Display engine

(compresses pixels for transfer to high-res screen)

Multi-core ARM CPU

4 "big cores" + 4 "little cores"

Three things to know

- What are these three hardware design strategies, and what 1. problem/goals do they address?
 - Muti-core processing
 - SIMD processing
 - Hardware multi-threading
- What is the motivation for specialization via... 2.
 - Multiple types of processors (e.g., CPUs, GPUs)
 - Custom hardware units (ASIC)
- Why is memory bandwidth a major constraint (often the most 3. important constraint) when mapping applications to modern **computer systems?**

Multi-core processing

Review: what does a processor do?

It runs programs!

Processor executes instruction referenced by the program counter (PC)

(executing the instruction will modify machine state: contents of registers, memory, CPU state, etc.)

Move to next instruction ...

Then execute it...

main: 100000f10: 100000f11: 100000f14: 100000f18: 10000f1f: 10000f22: 10000f26: 10000f2d: 10000f34: 10000f38: 100000f3e: 100000f41: **100000f44**: 100000f47: 100000f4a: 100000f4d: **100000f50:** 10000f55: 10000f5c: 10000f5f: 100000f61: 100000f66: 10000f68: 100000f6b: **100000f6d**: 10000f71: 10000f72:

pushq %rbp movq%rsp, %rbp subq\$32, %rsp movl\$0, -4(%rbp) movl%edi, -8(%rbp) movq%rsi, -16(%rbp) movl\$1, -20(%rbp) movl\$0, -24(%rbp) cmpl\$10, -24(%rbp) jge 23 <__main+0x45> movl-20(%rbp), %eax addl-20(%rbp), %eax movl%eax, -20(%rbp) movl-24(%rbp), %eax addl\$1, %eax movl%eax, -24(%rbp) jmp -33 <_main+0x24> leaq58(%rip), %rdi movl-20(%rbp), %esi movb\$0, %al callq 14 xorl%esi, %esi movl%eax, -28(%rbp) movl%esi, %eax addq\$32, %rsp popq%rbp retq

My very simple processor: executes one instruction per clock

x[i]

ld	r0, addr[r1]
mul	r1, r0, r0
mul	r1, r1, r0
st	addr[r2]. r0

My very simple processor: executes one instruction per clock

My very simple processor: executes one instruction per clock

PC

result[i]
Quick aside: Instruction-level parallelism and superscalar execution

Instruction level parallelism (ILP) example

a = x*x + y*y + z*z

Consider the following program:

// assume r0=x, r1=y, r2=z

mul r0, r0, r0 mul r1, r1, r1 mul r2, r2, r2 add r0, r0, r1 add r3, r0, r2

// now r3 stores value of program variable 'a'

This program has five instructions, so it will take five clocks to execute, correct? Can we do better?

ILP example

a = x*x + y*y + z*z





Superscalar execution

a = x*x + y*y + z*z

// assume r0=x, r1=y, r2=z

1. mul r0, r0, r0 2. mul r1, r1, r1 3. mul r2, r2, r2 4. add r0, r0, r1 5. add r3, r0, r2

// r3 stores value of variable 'a'

<u>Superscalar execution</u>: processor automatically finds independent instructions in an instruction sequence and executes them in parallel on multiple execution units!

In this example: instructions 1, 2, and 3 can be executed in parallel (on a superscalar processor that determines that the lack of dependencies exists) But instruction 4 must come after instructions 1 and 2 And instruction 5 must come after instruction 4

Superscalar execution

Program: computes sin of input x via Taylor expansion

```
void sinx(int N, int terms, float x)
{
      float value = x;
      float numer = x * x * x;
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
          value += sign * numer / denom;
          numer *= x * x:
          denom ** (2*j+2) * (2*j+3):
          sign *= -1;
                                        Independent operations in
      }
                                            instruction stream
                                     (They are detected by the processor
      return value;
                                    at run-time and may be executed in
                                     parallel on execution units 1 and 2)
```

My single core, superscalar processor: executes up to <u>two instructions</u> per clock from <u>a single instruction stream</u>.



Now consider a program that computes the sine of <u>many</u> numbers...

Example program

Compute sin(x) **using Taylor expansion:** $sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + ...$ for each element of an array of N floating-point numbers

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
   }
```

Multi-core: process multiple instruction streams in parallel

















Sixteen cores, sixteen simultaneous instruction streams

Multi-core examples



Intel "Skylake" Core i7 quad-core CPU (2015)



NVIDIA GP104 (GTX 1080) GPU 20 replicated ("SM") cores (2016)

More multi-core examples



Intel Xeon Phi "Knights Landing " 76-core CPU (2015)

A9 image credit: Chipworks (obtained via Anandtech) http://www.anandtech.com/show/9686/the-apple-iphone-6s-and-iphone-6s-plus-review/3



Apple A11 Bionic CPU Two "big" cores Four "small cores" (2017)

SIMD processing

Add ALUs to increase compute capability



Idea #2:

SIMD processing Single instruction, multiple data

Executed in parallel on all ALUs

Amortize cost/complexity of managing an instruction stream across many ALUs

Same instruction broadcast to all ALUs

Scalar program

```
void sinx(int N, int terms, float* x, float* result)
{
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
                                                                  ld
                                                                 mul
      for (int j=1; j<=terms; j++)</pre>
                                                                  mu l
      {
         value += sign * numer / denom;
                                                                  •
         numer *= x[i] * x[i];
                                                                  • •
         denom *= (2*j+2) * (2*j+3);
                                                                  sign *= -1;
                                                                  -
      }
                                                                  . .
                                                                  result[i] = value;
                                                                  st
   }
```

Original compiled program:

Processes one array element using scalar instructions on scalar registers (e.g., 32-bit floats)

	r0,	addı	r[r1]		
L	r1,	r0,	r0		
L	r1,	r1,	r0		
-					
-					
•					
-					
-					
	add	r [r2]	, r()	

Vector program (using AVX intrinsics)

```
#include <immintrin.h>
void sinx(int N, int terms, float* x, float* sinx)
Ł
   float three_fact = 6; // 3!
   for (int i=0; i<N; i+=8)</pre>
   {
       ___m256 origx = __mm256_load_ps(&x[i]);
       __m256 value = origx;
       __m256 numer = _mm256_mul_ps(origx, _mm256_mul_ps(origx, origx));
       __m256 denom = _mm256_broadcast_ss(&three_fact);
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         // value += sign * numer / denom
          __m256 tmp =
              _mm256_div_ps(_mm256_mul_ps(_mm256_broadcast_ss(sign),numer),den
         value = _mm256_add_ps(value, tmp);
         numer = _mm256_mul_ps(numer, _mm256_mul_ps(origx, origx));
         denom = _mm256_mul_ps(denom, _mm256_broadcast_ss((2*j+2) * (2*j+3)))
         sign *= -1;
      }
      _mm256_store_ps(&sinx[i], value);
   }
```

	vloadps xmn	n0, addr[r1]				
	∨mulps xm n	1, xmm0,	xmm0				
	∨mulps xmn	1, xmm1,	xmm0				
	vstoreps ac	ldr[xmm2]	, xmm0				
	Compiled progra	m:					
nom);	Processes eight array elements						
	simultaneously u	ising vector	1				
	instructions on 2	56-bit vecto	or registers				
,							

16 SIMD cores: 128 elements in parallel















16 cores, 128 ALUs, 16 simultaneous instruction streams

Data-parallel expression of program

(in Kayvon's fictitious data-parallel language)

```
void sinx(int N, int terms, float* x, float* result)
{
   // declare independent loop iterations 🛶
   forall (int i from 0 to N-1)
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
     int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
```

Semantics: loop iterations are "independent"

Q. Why did I say independent and not parallel?

Q. How does this abstraction facilitate automatic generation of <u>both</u> multicore parallel code, and vector instructions to make use of SIMD processing capabilities within a core?

What about conditional execution?





(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')

```
<unconditional code>
 float x = A[i];
if (x > 0) {
   float tmp = exp(x,5.f);
   tmp *= kMyConst1;
   x = tmp + kMyConst2;
} else {
   float tmp = kMyConst1;
   x = 2.f * tmp;
}
<resume unconditional code>
result[i] = x;
```

What about conditional execution?



(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')

```
<unconditional code>
 float x = A[i];
if (x > 0) {
   float tmp = exp(x,5.f);
   tmp *= kMyConst1;
   x = tmp + kMyConst2;
} else {
   float tmp = kMyConst1;
   x = 2.f * tmp;
}
<resume unconditional code>
result[i] = x;
```

Mask (discard) output of ALU



(assume logic below is to be executed for each element in input array 'A', producing output into the array 'result')



After branch: continue at full performance



Example: eight-core Intel Xeon E5-1660 v4



* Showing only AVX math units, and fetch/decode unit for AVX (additional capability for integer math)

tch/ code	
ALU 2 ALU 6	ALU 3 ALU 7
n Conte	ext

tch/ code	
ALU 2	ALU 3
on Conte	ext

8 cores 8 SIMD ALUs per core (AVX2 instructions)

490 GFLOPs (@3.2 GHz) (140 Watts)

Example: NVIDIA GTX 1080 GPU



20 cores ("SMs") 128 SIMD ALUs per core (@1.6 GHz) = 8.1 TFLOPs (180 Watts)



Part 2: accessing memory



Memory

Hardware multi-threading

Terminology

Memory latency

- The amount of time for a memory request (e.g., load, store) from a processor to be serviced by the memory system
- Example: 100 cycles, 100 nsec

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s

Stalls

- A processor "stalls" when it cannot run the next instruction in an instruction stream because of a dependency on a previous instruction.
- Accessing memory is a major source of stalls ld r0 mem[r2]
 ld r1 mem[r3]
 Dependency: cannot execute 'add' instruction until data at mem[r2] and
 mem[r3] have been loaded from memory
- Memory access times ~ 100's of cycles - Memory "access time" is a measure of latency

Review: why do modern processors have caches?



Caches reduce length of stalls (reduce latency)

Processors run efficiently when data is resident in caches **Caches reduce memory access latency ***



* Caches also provide high bandwidth data transfer to CPU

Memory 38 GB/sec **DDR4 DRAM** (Gigabytes)

Prefetching reduces stalls (<u>hides</u> latency)

All modern CPUs have logic for prefetching data into caches

Dynamically analyze program's access patterns, predict what it will access soon

Reduces stalls since data is resident in cache when accessed



Note: Prefetching can also reduce performance if the guess is wrong (hogs bandwidth, pollutes caches)

(more detail later in course)

Multi-threading reduces stalls

- Idea: <u>interleave</u> processing of multiple threads on the same core to hide stalls
- Like prefetching, multi-threading is a latency <u>hiding</u>, not a latency <u>reducing</u> technique





1 Core (1 thread)





1 Core (4 hardware threads)







Throughput computing trade-off



Thread 4 **Elements 24 ... 31**

Potentially increase time to complete work by any system throughput when running multiple threads.

Kayvon's fictitious multi-core chip

16 cores

8 SIMD ALUs per core (128 total)

4 threads per core

16 simultaneous instruction streams

64 total concurrent instruction streams

512 independent pieces of work are needed to run chip with maximal latency hiding ability


Thought experiment

- You write a C application that spawns <u>two</u> pthreads
- The application runs on the processor shown below
 - Two cores, two-execution contexts per core, up to instructions per clock, one instruction is an 8-wide SIMD instruction.
- Question: "who" is responsible for mapping your pthreads to the processor's thread execution contexts?

Answer: the operating system

- Question: If you were the OS, how would to assign the two threads to the four available execution contexts?
- **Another question: How would you** assign threads to execution contexts if your C program spawned five pthreads?



Another thought experiment

Task: element-wise multiplication of two vectors A and B **Assume vectors contain millions of elements**

- Load input A[i]
- Load input B[i]
- Compute $A[i] \times B[i]$
- Store result into C[i]

Three memory operations (12 bytes) for every MUL NVIDIA GTX 1080 GPU can do 2560 MULs per clock (@ 1.6 GHz) Need ~50 TB/sec of bandwidth to keep functional units busy (only have 320 GB/sec)

<1% GPU efficiency... but 4.2x faster than eight-core CPU! (3.2 GHz Xeon E5v4 eight-core CPU connected to 76 GB/sec memory bus will exhibit ~3% efficiency on this computation)





Bandwidth limited!

Bandwidth limited!

If processors request data at too high a rate, the memory system cannot keep up. No amount of latency hiding helps this.

Bandwidth is a critical resource

Overcoming bandwidth limits are a common challenge for application developers on throughput-optimized systems.

Which program performs better?

Program 1

```
void add(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] + B[i];
}
void mul(int n, float* A, float* B, float* C) {
   for (int i=0; i<n; i++)
        C[i] = A[i] * B[i];
}
float* A, *B, *C, *D, *E, *tmp1, *tmp2;
// assume arrays are allocated here
// compute E = D + ((A + B) * C)
add(n, A, B, tmp1);
mul(n, tmp1, C, tmp2);
add(n, tmp2, D, E);</pre>
```

Program 2

```
void fused(int n, float* A, float* B, float* C, float* D, float* E) {
    for (int i=0; i<n; i++)
        E[i] = D[i] + (A[i] + B[i]) * C[i];
}
// compute E = D + (A + B) * C
fused(n, A, B, C, D, E);</pre>
```

(Note: an answer probably needs to state its assumptions.)

Which code structuring style would you rather write?

How it all fits together: superscalar, SIMD, multi-threading, and multi-core

Running code on a simple processor

C program: compute sin(x) **using Taylor expansion**

```
void sinx(int N, int terms, float* x, float* result)
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
```

Compiled instruction stream (scalar instructions)

ld	r0,	addı	r[r	1]		
mul	r1,	r0,	r0			
add	r2,	r0,	r0			
mul	r3,	r1,	r2			
• • •						
• • •						
• • •						
• • •						
• • •						
st	addı	r[r2]],	r0		

Running code on a simple processor

Instruction stream



ld	r0, addr[r1]
mul	r1, r0, r0
add	r2, r0, r0
mul	r3, r1, r2
• • •	
• • •	
• • •	
• • •	
• • •	
st	addr[r2], r0





Single core processor, single-threaded core. **Can run one scalar instruction per clock**

Superscalar core

Instruction stream



Single core processor, single-threaded core. Two-way superscalar core: can run up to two independent scalar instructions per clock from one instruction stream (one hardware thread)



SIMD execution capability

Instruction stream (now with vector instructions)

	vector_ld	v0,	vec	tor_addr[r1]
PC	vector_mul	v1,	v0,	٧Ø
	vector_add	v2,	v0,	v0
	vector_mul	v3,	v1,	v2
	• • •			
	• • •			
	• • •			
	• • •			
	• • •			
	vector_st	addı	r[r2], v0



Single core processor, single-threaded core. can run one 8-wide <u>SIMD vector instruction</u> from one instruction stream

Heterogeneous superscalar (scalar + SIMD)

Instruction stream

	vector_ld	v0, vector_addr[r1]
PC	vector_mul	v1, v0, v0
	add	r2, r1, r0
	vector_add	v2, v0, v0
	vector_mul	v3, v1, v2
	• • •	
	• • •	
	• • •	
	• • •	
	vector_st	addr[r2], v0



Single core processor, single-threaded core. Two-way superscalar core: can run up to two independent instructions per clock from one instruction stream, provided one is scalar and the other is vector



Multi-threaded core

Instruction stream 0

Instruction stream 1

DC
PC

ld	r0,	add	r[r1]	
mul	r1,	r0,	r0	
add	r2,	r0,	r0	
mul	r3,	r1,	r2	
• • •				
•••				
•••				
• • •				
• • •				
st	addı	r[r2]], r0	

ld	r0,	addı	r[r1]	
sub	r1,	r0,	r0	
add	r2,	r1,	r0	
mul	r5,	r1,	r0	
• • •				
• • •				
• • •				
• • •				
• • •				
st	addı	r[r2]], r0	

Note: threads can be running completely different instruction streams (and be at different points in these streams)

Execution of hardware threads is interleaved in time.



Single core processor, multi-threaded core (2 threads). Can run one scalar instruction per clock from one of the instruction streams (hardware threads)

Multi-threaded, superscalar core



Note: threads can be running completely different instruction streams (and be at different points in these streams)

Execution of hardware threads is interleaved in time.

* This detail was an arbitrary decision on this slide: a different implementation of "instruction selection" might run two instructions where one is drawn from each thread, see next slide.

RO **R1 R2 R3**

Single core processor, multi-threaded core (2 threads). Two-way superscalar core: in this example I defined my core as being capable of running up to two independent instructions per clock from a single instruction stream*, provided one is scalar and the other is vector



Multi-threaded, superscalar core

(that combines interleaved and simultaneous execution of multiple hardware threads)



Instruction stream 0

Instruction stream 2

vector_ld	v0, addr[r1]
vector_mul	v2, v0, v0
mul	r3, r0, r0
sub	r1, r0, r3
• • •	
• • •	
•••	
• • •	
rect	addr[r2], v0



Instruction stream 1

vector_ld	v0,	add	r[r1]	
sub	r1,	r0,	r0	
vector_add	v2,	v0,	v0	
mul	r5,	r1,	r0	
• • •				
•••				
•••				
•••				
• • •				
rect	add	r[r2], v0	

Instruction stream 3

vector_ld	v0, addr[r1]
sub	r1, r0, r0
vector_add	v1, v0, v0
vector_add	v2, v0, v1
mul	r2, r1, r1
•••	
• • •	
•••	
rect	addr[r2], v0



Single core processor, multi-threaded core (4 threads). **Two-way superscalar core:** can run up to two independent instructions per clock from <u>any of the threads</u>, provided one is scalar and the other is vector

Execution of hardware threads may or may not be interleaved in time (instructions from different threads may be running simultaneously)

Multi-core, with multi-threaded, superscalar cores



Dual-core processor, multi-threaded cores (4 threads). Two-way superscalar cores: each core can run up to two independent instructions per clock from <u>any of its threads</u>, provided one is scalar and the other is vector



vector_ld	v0, addr[r1]	
sub	r1, r0, r0	PC
vector_add	v2, v0, v0	-
mul	r5, r1, r0	
rect	addr[r2], v0	

vector_ld	v0, addr[r1]	and the second s	vector_ld	v0, addr[r1]
vector_mul	v2, v0, v0	PC>	sub	r1, r0, r0
mul	r3, r0, r0		vector_add	v1, v0, v0
sub	r1, r0, r3		vector_add	v2, v0, v1
			mul	r2, r1, r1
•••			•••	
•••			•••	
			•••	
rect	addr[r2], v0			
			rect	addr[r2], v0

Intel Skylake/Kaby Lake core



Two-way multi-threaded cores (2 threads). Each core can run up to four independent scalar instructions and up to three 8-wide vector instructions (up to 2 vector mul or 3 vector add)

Not shown on this diagram: units for LD/ST operations

GPU "SIMT" (single instruction multiple thread)



divergent execution

Many modern GPUs execute hardware threads that run instruction streams with only <u>scalar instructions</u>.

GPU cores detect when different hardware threads are executing the same instruction, and implement simultaneous execution of up to SIMD-width threads using SIMD ALUs.

Here ALU 6 would be "masked off" since thread 6 is not executing the same instruction as the other hardware threads.



- SIMD fp32 functional unit, control shared across 16 units (16 x MUL-ADD per clock *)
- = SIMD int functional unit, control shared across 16 units (16 x MUL/ADD per clock *)
- = SIMD fp64 functional unit, control shared across 8 units (8 x MUL/ADD per clock **)
- = Tensor core unit



- * one 32-wide SIMD operation every two clocks
- ** one 32-wide SIMD operation every four clocks



Scalar registers for one CUDA thread: R0, R1, etc...

Scalar registers for another CUDA thread: R0, R1, etc....



Scalar registers for 32 threads in the same "warp"

A group of 32 threads in thread block is called a <u>warp</u>.

- In a thread block, threads 0-31 fall into the same warp (so do threads 32-63, etc.)
- Therefore, a thread block with 256 CUDA threads is mapped to 8 warps.
- Each sub-core in the V100 is capable of scheduling and interleaving execution of up to 16 warps



Scalar registers for 32 threads in the same "warp"

Threads in a warp are executed in a SIMD manner *if they share the same instruction*

- If the 32 CUDA threads do not share the same instruction, performance can suffer due to divergent execution.
- This mapping is similar to how ISPC runs program instances in a gang *

A warp is not part of CUDA, but is an important CUDA implementation detail on modern NVIDIA GPUs

* But GPU hardware is dynamically checking whether 32 independent CUDA threads share an instruction, and if this is true, it executes all 32 threads in a SIMD manner. The CUDA program is not compiled to SIMD instructions like ISPC gangs. Stanford CS348K, Spring 2021



Instruction execution

Instruction stream CUDA threads in a warp... (note in this example all instructions are independent)

00	fp32	mul	r0	r1	r2
01	int32	add	r3	r4	r5
02	fp32	mul	r6	r7	r8

• • •

```
    60 Fetch fp32 fp32
    61 Fetch int32 int32
    62 Fetch fp32 fp32
    64 Fetch fp32 fp32
```

Remember, entire warp of CUDA threads is running this instruction stream. So each instruction is run by all 32 CUDA threads in the warp. Since there are 16 ALUs, running the instruction for the entire warp takes two clocks.



NVIDIA V100 GPU SM

This is one NVIDIA V100 streaming multi-processor (SM) unit



- (16 x MUL-ADD per clock *)
- (16 x MUL/ADD per clock *)

* one 32-wide SIMD operation every 2 clocks

** one 32-wide SIMD operation every 4 clocks

NVIDIA V100 GPU (80 SMs)





Stanford CS348K, Spring 2021

Hardware specialization

Limits on chip power consumption

- General mobile processing rule: the longer a task runs the less power it can use
 - Processor's power consumption is limited by heat generated (efficiency is required for more than just maximizing battery life)



Slide credit: adopted from original slide from M. Shebanow: HPG 2013 keynote

Battery life: chip and case are cool, but want to reduce power consumption to sustain long battery life for given task

> iPhone 6 battery: 7 watt-hours 9.7in iPad Pro battery: 28 watt-hours 15in Macbook Pro: 99 watt-hours

Mobile: benefits of increasing efficiency

- Run faster for a fixed period of time
 - Run at higher clock, use more cores (reduce latency of critical task)
 - Do more at once
 - Run at a fixed level of performance for longer
 - e.g., video playback, health apps
 - Achieve "always-on" functionality that was previously impossible





iPhone: Siri activated by button press or holding phone up to ear

Amazon Echo / Google Home **Always listening**





Google Glass: ~40 min recording per charge (nowhere near "always on")

Modern computing: efficiency often matters more than in the past, not less

Fourth, there's battery life.

To achieve long battery life when playing video, mobile devices must decode the video in hardware; decoding it in software uses too much power. Many of the chips used in modern mobile devices contain a decoder called H.264 – an industry standard that is used in every Blu-ray DVD player and has been adopted by Apple, Google (YouTube), Vimeo, Netflix and many other companies.

Although Flash has recently added support for H.264, the video on almost all Flash websites currently requires an older generation decoder that is not implemented in mobile chips and must be run in software. The difference is striking: on an iPhone, for example, H.264 videos play for up to 10 hours, while videos decoded in software play for less than 5 hours before the battery is fully drained.

When websites re-encode their videos using H.264, they can offer them without using Flash at all. They play perfectly in browsers like Apple's Safari and Google's Chrome without any plugins whatsoever, and look great on iPhones, iPods and iPads.

> Steve Jobs' "Thoughts on Flash", 2010 http://www.apple.com/hotnews/thoughts-on-flash/

Efficiency benefits of compute specialization

- Rules of thumb: compared to high-quality C code on CPU...
- Throughput-maximized processor architectures: e.g., GPU cores
 - Approximately 10x improvement in perf / watt
 - Assuming code maps well to wide data-parallel execution and is compute bound
- Fixed-function ASIC ("application-specific integrated circuit")
 - Can approach 100-1000x or greater improvement in perf/watt
 - Assuming code is compute bound and and is not floating-point math

Clock and

Control

24%

Arithmetic

6%



Efficient Embedded Computing [Dally et al. 08] [Figure credit Eric Chung]

Hardware specialization increases efficiency



[[]Chung et al. MICRO 2010]

re i7 760 ◀	······ FPGA
X285 X480	San GPUs
	ASIC delivers same performance as one CPU core with ~ 1/1000th the chip area.
20	- GPU cores: ~ 5-7 times more area efficient than CPU cores.
ore i7 X760 TX285 TX480 SIC	FPGA San GPUs
★ ◆	ASIC delivers same performance as one CPU core with only ~ 1/100th the power.
	•

Modern systems use specialized HW for...

- Image/video encode/decode (e.g., H.264, JPG)
- Audio recording/playback
- Voice "wake up" (e.g., Ok Google)
- **Camera** "RAW" processing: processing data acquired by image sensor into images that are pleasing to humans
- Many 3D graphics tasks (rasterization, texture mapping, occlusion using the Z-buffer)
- **Deep network evaluation (Google's Tensor Processing Unit, Apple Neural engine**, etc.)

Choosing the right tool for the job



~10X more efficient

Easiest to program

Difficult to program (making it easier is active area of research)

Credit Pat Hanrahan for this taxonomy

ASIC

Video encode/decode, Audio playback, simple camera **RAW**, neural computations

~100X??? (jury still out)

~100-1000X more efficient

Not programmable + costs 10-100's millions of dollars to design / verify / create

Data movement has high energy cost

- Rule of thumb in mobile system design: always seek to reduce amount of data transferred from memory
 - Earlier in class we discussed minimizing communication to reduce stalls (poor performance). Now, we wish to reduce communication to reduce energy consumption
 - [Sources: Bill Dally (NVIDIA), Tom Olson (ARM)] "Ballpark" numbers
 - Integer op: ~ 1 pJ *
 - Floating point op: ~20 pJ *
 - Reading 64 bits from small local SRAM (1mm away on chip): ~ 26 pJ
 - Reading 64 bits from low power mobile DRAM (LPDDR): ~1200 pJ

Implications

- Reading 10 GB/sec from memory: ~1.6 watts
- Entire power budget for mobile GPU: ~1 watt (remember phone is also running CPU, display, radios, etc.)
- iPhone 6 battery: ~7 watt-hours (note: my Macbook Pro laptop: 99 watt-hour battery)
- **Exploiting locality matters!!!**

* Cost to just perform the logical operation, not counting overhead of instruction decode, load data from registers, etc. Stanford CS348K, Spring 2021

Suggests that recomputing values, rather than storing and reloading them, is a better answer when optimizing code for energy efficiency!

Welcome to CS348K!

- Make sure you are signed up on Piazza so you get announcements
- See website for tonight's reading