Lecture 1: Course Introduction + Review of Throughput HW Architecture

Visual Computing Systems Stanford CS348K, Spring 2022

Hello from the course staff

Your instructor (me)



Prof. Kayvon

Your CA



Brennan Shacklett



Visual computing applications have always demanded some of the world's most advanced parallel computing systems





Ivan Sutherland's Sketchpad on MIT TX-2 (1962)



The frame buffer Shoup's SuperPaint (PARC 1972-73)





16 2K shift registers (640 x 486 x 8 bits)





The frame buffer Shoup's SuperPaint (PARC 1972-73)





Xerox Alto (1973)

A REAL PRIME TOTAL PROPERTY AND A PRIME (Contract and (/ ma)

EE 286 (CS 142)

trange processing 1 pages ago I a state of and their bagterane on plane

hair threat a gran

Taly Sameras (1970)

And And And And a state of the second of the second second and the second s and the second The second s REAL PROPERTY AND ADDRESS OF THE PARTY OF A CONTRACT OF ANY ADDRESS OF A DECEMBER OF A And in the second of the The second se weberge Calif & Ball Program when

N. 104854. 1.3414

Mariner .	111-	k. 10778 I.S	C. T. S. The March	alge of the case of	a an there is a
Luxing	hame	2 (y) 12 - 3	106 -		The section is a section of the sect
11. min 1	Cleve	Martin Decourty	the last is	ite including	
titler flyant		e an Dona		and the Const	The second second

EE 286 (CS 142)

Programming Language Features and their Implementation

The Same in Second

The puttern of the could be within withdury with a support of processing tenenages, states a tenant, but why they call here they are dient, how they are interstation and here there proper the attents your thereast pressures as a property of we will come to an all an arrange of the state wanny conjected that he is buy synchronic the developed of TERMAN AND AND THE PARTY AND AND A DESCRIPTION OF A DESCRIPT

Bravo (WYSIWYG)





TI 74181 ALU



Clark's geometry engine (1982)

ASIC for geometric transforms used in real-time graphics





NVIDIA Titan RTX 3090 GPU



~ 40 TFLOPs fp32 * 4X flops of ASCI Q (top US supercomputer circa 2002) **

* doesn't about 70 TFLOPS of ray tracing compute + 320 TFLOPS of DNN compute ** not apples to Apples since ASCI Q is double precision flops



Cyberpunk 2077

ini.

All All

ill m

0

FF

200-00

2.2







Unreal 5 Demo (Nanite renderer)

Stanford CS348K, S



Image/video analysis via deep learning



https://medium.com/analytics-vidhya/introduction-to-computer-vision-with-opencv-part-1-3dc948521deb



Hardware acceleration of DNN inference/training



Google TPU3





Intel Deep Learning Inference Accelerator



Cerebras Wafer Scale Engine





Youtube Transcode, stream, analyze...



#LuisFonsi #Despacito #Imposible Luis Fonsi - Despacito It. Daddy Yankee

6,703,305,990 views • Jan 12, 2017



1 36M ♥ 4.4M → SHARE =+ SAVE •••







Video conferencing

Background blur





Add effects





Digital photography: major driver of compute capability of modern smartphones

Portrait mode (simulate effects of large aperture DSLR lens)



High dynamic range (HDR) photography





Modern smartphones utilize multiple processing units to quickly generate high-quality images



Image Credit: Anandtech / TechInsights Inc.

Apple A13 Bionic

Multi-core CPU (heterogeneous cores) Multi-core GPU Neural accelerator Sensor processing accelerator Video compression/decompression HW Etc...

Andrei



Oculus Quest 2 headset (2020)







AR on a mobile device





Snap AR Spectacles



On every vehicle: analyzing images for transportation





What is this course about?

Accelerator hardware architecture?

Graphics/vision/digital photography algorithms?

Programming systems?



What we will be learning about

Visual Computing Workloads Algorithms for image/video processing, DNN evaluation, data compression, etc.



If you don't understand key workload characteristics, how can you design a "good" system?



What we will be learning about

Modern Hardware Organization

High-throughput hardware designs (parallel, heterogeneous, and specialized) fundamental constraints like area and power





If you don't understand key constraints of modern hardware, how can you design algorithms that are well suited to run on it efficiently?



What we will be learning about

Programming Model Design

Choice of programming abstractions, level of abstraction issues, domain-specific vs. general purpose, etc.



Good programming abstractions enable productive development of applications, while also providing system implementors flexibility to explore highly efficient implementations



This course is about architecting efficient and scalable systems...

computing domain, and then leveraging that understanding to...

To design more efficient and more robust algorithms

To build the most efficient hardware to run these algorithms

productive, and highly performant

- It is about the process of understanding the fundamental structure of problems in the visual

 - To design programming systems to make developing new applications simpler, more



2022 course topics

The digital camera photo processing pipeline in modern smartphones

Basic algorithms (the workload) Programming abstractions for writing image processing apps Mapping these algorithms to parallel hardware

Systems for creating fast and accurate deep learning models

Designing efficient DNN topologies, and scheduling them on modern CPUs/GPUs Hardware for accelerating deep learning (why GPUs are not efficient enough!) **Raising level of abstraction when designing models** System support for automating data labeling

Processing and Transmitting Video

Efficient DNN inference on video Trends in video compression (neural techniques) How modern video conferencing systems work, and what new experiences are on the horizon

Recent advances in real-time (hardware accelerated) rendering

Advanced rasterization in energy-constrained mobile environments **Recent API and hardware support for real-time ray tracing** How deep learning, combined with RT hardware, is making real time ray tracing possible

+ a few assorted topics...

Resigning renderers as simulation engines for ML A few guest speakers from industry



Logistics and Expectations



Logistics

- Course web site:
 - http://cs348k.stanford.edu -
 - My goal is to post lecture slides the night before class
- All announcements will go out via Ed Discussion (not via Canvas)



My expectations of you

- 40% participation
 - There will be ~1 assigned technical paper reading per class
 - You will submit a response to each reading by 11am on class days via Gradescope
 - We will start most classes with a 30-45 minute discussion of the reading
- 20% two programming assignments (first 1/2 of course)
 - Implement and optimize a simple HDR photography processing pipeline
 - Understanding why "blocking" a conv layer in a DNN matters
- 40% self-selected term project
 - I suggest you start thinking about projects now

This is so important. You've got to do the reasons and come to class to make the course tick.



Review (or crash course):

key principles of modern throughput computing hardware



Concept #1: The high cost of data communication (Almost everything we talk about in this course starts from this concept)



A basic CPU that executes instructions

A processor executes instructions

Professor Kayvon's Very Simple Processor



Determine what instruction to run next

Execution unit: performs the operation described by an instruction, which may modify values in the processor's registers or the computer's memory

Registers: maintain program state: store value of variables used as inputs and outputs to operations



But what is memory?




A program's memory address space A computer's memory is organized as a array of bytes

- Each byte is identified by its "address" in memory (its position in this array) (Today we'll assume memory is byte-addressable)

"The byte stored at address 0x8 has the value 32." *"The byte stored at address 0x10 (16) has the value 128."*

In the illustration on the right, the program's memory address space is 32 bytes in size (so valid addresses range from 0x0 to 0x1F)

Address	Value
0x0	16
0x1	255
0x2	14
0x3	0
0x4	0
0x5	0
0x6	6
0x7	0
0x8	32
0x9	48
0xA	255
OxB	255
OxC	255
OxD	0
OxE	0
OxF	0
0x10	128
•	•
0x1F	0



Load: an instruction for accessing the contents of memory





ld R0 ← mem[R2]

"Please load the four-byte value in memory starting from the address stored by register R2 and put this value into register R0."

Memory

- **0xff68107c: 1024**
- 0xff681080: 42
- 0xff681084: 32
- 0xff681088: 0
- • •

• • •



Terminology

Memory access latency

- The amount of time it takes the memory system to provide data to the processor
- Example: 100 clock cycles, 100 nsec







Stalls

because of a dependency on a previous instruction that is not yet complete.

Accessing memory is a major source of stalls

- ld r1 mem[r3]

add r0, r0, r1

 ld r0 mem[r2]
 Dependency: cannot execute 'add' instruction until data from mem[r2] and mem[r3] have been loaded from memory

- Memory access times ~ 100's of cycles
 - Memory "access time" is a measure of latency

A processor "stalls" when it cannot run the next instruction in an instruction stream



The implementation of the linear memory address space abstraction on a modern computer is complex



The instruction "load the value stored at address X into register R0" might involve a

DRAM (32 GB)



Why do modern processors have data caches?







Caches reduce length of stalls (reduce memory access latency)

Processors run efficiently when data is resident in caches Caches reduce memory access latency *



* Caches also provide high bandwidth data transfer to CPU



Data access times (Kaby Lake CPU)

Latency (number of cycles at 4 GHz)

Data in L1 cache	4	
Data in L2 cache	12	
Data in L3 cache	38	
Data in DRAM (best case)	~248	







Cache review	Address accessed	Cache state (after load is complete)				
	0x0	0x0 ••••		"cold miss"		
address 0x0 0x10 0x1c	0x4	0x0 ••••		hit		
0x4	0x8	0x0 ••••		hit		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Oxc	0x0 ••••		hit		
$0x20 \longrightarrow \bullet \bullet \bullet \bullet \bullet \bullet$	0x10	0x0 ••••	0x10 ●●●●	cold miss		
$0x40 \longrightarrow \bigcirc $	0x14	0x0 ••••	0x10 ••••	hit		
	0x18	0x0 ••••	0x10 ●●●●	hit		
	0x1c	0x0 ••••	0x10 ••••	hit		
	0x20	0x20 ••••	0x10 ••••	cold miss (evict 0x0)		
	0x24	0x20 ••••	0x10 ●●●●	hit		
	0x28	0x20 ••••	0x10 ●●●●	hit		
	0x2c	0x20 ••••	0x10 ••••	hit		
8	0x30	0x20 ••••	0x30 ••••	cold miss (evict 0x10)		
	0x34	0x20 ••••	0x30 ••••	hit		
Consider 4-byte elements	0x38	0x20 ••••	0x30 ••••	hit		
Consider a cache with 16-byte cache lines and a total	0x3c	0x20 ••••	0x30 ••••	hit		
Least recently used (LRU) replacement policy	0x40	0x40 ●●●●	0x30 ••••	cold miss (evict 0x20)		



Data access in grid solver: row-major traversal

"Blocking": reorder computation to make working sets map well to system's memory hierarchy



- Assume row-major grid layout.
- Assume cache line is 4 grid elements.
- Cache capacity is 24 grid elements (6 lines)
 - Recall grid solver application. Blue elements show data that is in cache after update to red element.



Data access in grid solver: row-major traversal

"Blocking": reorder computation to make working sets map well to system's memory hierarchy



- Assume row-major grid layout.
- Assume cache line is 4 grid elements.
- Cache capacity is 24 grid elements (6 lines)
- Blue elements show data in cache at end of processing first row.



Problem with row-major traversal: long time between accesses to same data



- Assume row-major grid layout. Assume cache line is 4 grid elements. Cache capacity is 24 grid elements (6 lines)

Although elements (0,2) and (0,1) had been accessed previously, they are no longer present in cache at start of processing row 2.

This program loads three lines for every four elements of output.



Improving temporal locality by changing grid traversal order

"Blocking": reorder computation to make working sets map well to system's memory hierarchy



- Assume row-major grid layout.
- Assume cache line is 4 grid elements.
- Cache capacity is 24 grid elements (6 lines)
 - "Blocked" iteration order
 - (diagram shows state of cache after finishing work from first row of first block)

Now load two cache lines for every six elements of output



Improving temporal locality by "fusing" loops

```
void add(int n, float* A, float* B, float* C) {
    for (int i=0; i<n; i++)</pre>
       C[i] = A[i] + B[i];
void mul(int n, float* A, float* B, float* C) {
    for (int i=0; i<n; i++)</pre>
       C[i] = A[i] * B[i];
float* A, *B, *C, *D, *E, *tmp1, *tmp2;
// assume arrays are allocated here
// compute E = D + ((A + B) * C)
add(n, A, B, tmp1);
mul(n, tmp1, C, tmp2);
add(n, tmp2, D, E);
```

```
void fused(int n, float* A, float* B, float* C, float* D, float* E) {
    for (int i=0; i<n; i++)
        E[i] = D[i] + (A[i] + B[i]) * C[i];
}
// compute E = D + (A + B) * C
fused(n, A, B, C, D, E);</pre>
```

Code on top is more modular (e.g, array-based math library like numPy in Python) Code on bottom performs much better. Why?





Multi-threading reduces stalls

Idea: <u>interleave</u> processing of multiple threads on the same core to hide stalls - If you can't make progress on the current thread... work on another one





1 Core (1 thread)







 Thread 3
 Thread 4

 Elements 16 ... 23
 Elements 24 ... 31

3

4

1 Core (4 hardware threads)







 Thread 3
 Thread 4

 Elements 16 ... 23
 Elements 24 ... 31

3

4

1 Core (4 hardware threads)







1 Core (4 hardware threads)





Throughput computing: a trade-off



Thread 3 Thread 4 **Elements 16 ... 23 Elements 24 ... 31**

Key idea of throughput-oriented systems:

Potentially increase time to complete work by any one thread, in order to increase overall system throughput when running

Note: during this time, this thread is runnable, but it is not being

(The core is executing instructions from another thread.)



No free lunch: storing execution contexts **Consider on-chip storage of execution contexts as a finite resource**





Many small contexts (high latency hiding ability)



1 Oardware thr Ols: storage f Small workin Get per thread



Four large contexts (low latency hiding ability)

Anardware threads: storage for large workingset per thread





Exercise: consider a simple two threaded core



Single core processor, multi-threaded core (2 threads). Can run one scalar instruction per clock from one of the hardware threads



What is the utilization of the core? (one thread)

Thread 0

stall

3/15 = 20%

10

Assume we are running a program where threads perform three arithmetic instructions, followed by memory load (with 12 cycle latency)







What is the utilization of the core? (two threads)



Thread 0

6/15 = 40%

10





How many threads are needed to achieve 100% utilization?

10

Thread 0

Thread 1

Assume we are running a program where threads perform three arithmetic instructions, followed by memory load (with 12 cycle latency)





Five threads needed to obtain 100% utilization

Thread 0				
Thread 1				
Thread 2				
Thread 3				
Thread 4				
	Five	thread	ls requ	ired
	TOr	100% (JTIIIZAT	ION
	0	5	10	





Additional threads yield no benefit (already 100% utilization)

	Still 100%							
Thread 7								
Thread 6								
Thread 5								
Thread 4								
Thread 3								
Thread 2								
Thread 1								
Thread 0								





How many threads are needed to achieve 100% utilization?

Threads now perform *six arithmetic instructions*, followed by memory load (with 12 cycle latency)



How does a higher ratio of math instructions to memory latency affect the number of threads needed for latency hiding?



Takeaway (point 1):

Note: the latency of the memory operation is not changed by multi-threading, it just no longer causes reduced processor utilization.

A processor with multiple hardware threads has the ability to avoid stalls by performing instructions from other threads when one thread must wait for a long latency operation to complete.





Takeaway (point 2):

A multi-threaded processor hides memory latency by performing arithmetic from other threads.

Programs that feature more arithmetic per memory access need fewer threads to hide memory stalls.





Terminology

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s





Latency of transferring any one item: ~2 sec



Terminology

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s





Latency of transferring any one item: ~2 sec



Conside	r a j	pro	ces	SOI	r tha	t ca	an	do	
Add									
Add									
Load 64 bytes									
Add									
Add									
Load 64 bytes									
Add									
Add									
Load 64 bytes				_					
Add									
Add									
Load 64 bytes					Stall!				
Add									
Add									
Load 64 bytes									Sta
time									

one add per clock (+ can co-issue LD)



Rate of math instructions limited by available bandwidth



Bandwidth-bound execution!

Convince yourself that the instruction throughput is not impacted by memory latency, number of outstanding memory requests, etc.

Only the memory bandwidth!!!

(Note how the memory system is occupied 100% of the time)


High bandwidth memories

- Modern GPUs leverage high bandwidth memories located near processor
- **Example:**
 - V100 uses HBM2
 - 900 GB/s





Thought experiment

Task: element-wise multiplication of two vectors A and B

Assume vectors contain millions of elements

- Load input A[i]
- Load input B[i]
- Compute A[i] × B[i]
- Store result into C[i]

Three memory operations (12 bytes) for every MUL NVIDIA V100 GPU can do 5120 fp32 MULs per clock (@ 1.6 GHz) Need ~98 TB/sec of bandwidth to keep functional units busy

<1% GPU efficiency... but still 12x faster than eight-core CPU! (3.2 GHz Xeon E5v4 eight-core CPU connected to 76 GB/sec memory bus: ~3% efficiency on this computation)





Bandwidth limited! This computation is bandwidth limited! If processors request data at too high a rate.

If processors request data at too high a rate, the memory system cannot keep up.

Overcoming bandwidth limits is often the most important challenge facing software developers targeting modern throughput-optimized systems.



Data movement has high energy cost

Rule of thumb in mobile system design: always seek to reduce amount of data transferred from memory

reduce energy consumption

"Ballpark" numbers

Integer op: ~ 1 pJ *

[Sources: Bill Dally (NVIDIA), Tom Olson (ARM)]

- Floating point op: ~20 pJ*
- Reading 64 bits from small local SRAM (1mm away on chip): ~ 26 pJ
- Reading 64 bits from low power mobile DRAM (LPDDR): ~1200 pJ

Implications

- Reading 10 GB/sec from memory: ~1.6 watts
- Entire power budget for mobile GPU: ~1 watt (remember phone is also running CPU, display, radios, etc.)
- iPhone 6 battery: ~7 watt-hours (note: my Macbook Pro laptop: 99 watt-hour battery)
- Exploiting locality matters!!!

* Cost to just perform the logical operation, not counting overhead of instruction decode, load data from registers, etc.

- Earlier in class we discussed minimizing communication to reduce stalls (poor performance). Now, we wish to reduce communication to

Suggests that recomputing values, rather than storing and reloading them, is a better answer when optimizing code for energy efficiency!



In modern computing, bandwidth is the <u>critical</u> resource **Performant parallel programs will:**

- **Organize computation to fetch data from <u>memory</u> less often**
 - Reuse data previously loaded by the same thread (temporal locality optimizations)
 - Share data across threads (inter-thread cooperation)
- Favor performing additional arithmetic to storing/reloading values (the math is "free")
- Main point: programs must access memory infrequently to utilize modern processors efficiently



Concept #2: The value of specializing computation



Mobile: benefits of increasing efficiency

Run faster for a fixed period of time

- Run at higher clock, use more cores (reduce latency of critical task)
- Do more at once
- **Run at a fixed level of performance for longer**
- e.g., video playback, health apps
- Achieve "always-on" functionality that was previously impossible



iPhone: Siri activated by button press or holding phone up to ear



Amazon Echo / Google Home **Always listening**





Google Glass: ~40 min recording per charge (nowhere near "always on")



Limits on chip power consumption

- General mobile processing rule: the longer a task runs the less power it can use
 - maximizing battery life)



Slide credit: adopted from original slide from M. Shebanow: HPG 2013 keynote

- Processor's power consumption is limited by heat generated (efficiency is required for more than just

Electrical limit: max power that can be supplied to chip

Die temp: (junction temp -- Tj): chip becomes unreliable above this temp (chip can run at high power for short period of time until chip heats to Tj)

Case temp: mobile device gets too hot for user to comfortably hold (chip is at suitable operating temp, but heat is dissipating into case)

> Battery life: chip and case are cool, but want to reduce power consumption to sustain long battery life for given task

> > iPhone 6 battery: 7 watt-hours 9.7in iPad Pro battery: 28 watt-hours **15in Macbook Pro: 99 watt-hours**



A basic CPU that executes instructions

Professor Kayvon's Very Simple Processor



Determine what instruction to run next

Execution unit: performs the operation described by an instruction, which may modify values in the processor's registers or the computer's memory

Registers: maintain program state: store value of variables used as inputs and outputs to operations



Efficiency benefits of compute specialization

- Rules of thumb: compared to high-quality C code on CPU...
- Throughput-maximized processor architectures: e.g., GPU cores
 - Approximately 10x improvement in perf / watt
 - Assuming code maps well to wide data-parallel execution and is compute bound
- Fixed-function ASIC ("application-specific integrated circuit")
 - Can approach 100-1000x or greater improvement in perf/watt
 - Assuming code is compute bound and and is not floating-point math





Efficient Embedded Computing [Dally et al. 08] [Figure credit Eric Chung]



Hardware specialization increases efficiency



[Chung et al. MICRO 2010]

ASIC delivers same performance as one CPU core with \sim 1/1000th the chip area.

GPU cores: ~ 5-7 times more area efficient than CPU

ASIC delivers same performance as one CPU core with only \sim 1/100th the power.



Let's crack open a recent smartphone

Google Pixel 2 Phone:

Qualcomm Snapdragon 835 SoC + Google Visual Pixel Core

Visual Pixel Core

Programmable image processor and DNN accelerator







Multi-core GPU (3D graphics, OpenCL data-parallel compute)

Video encode/decode ASIC

Display engine

(compresses pixels for transfer to high-res screen)

Multi-core ARM CPU

4 "big cores" + 4 "little cores"



Modern smartphones utilize multiple processing units to quickly generate high-quality images



Image Credit: Anandtech / TechInsights Inc.

Apple A13 Bionic

Multi-core CPU (heterogeneous cores) Multi-core GPU Neural accelerator Sensor processing accelerator Video compression/decompression HW Etc...

Andrei



Modern systems use specialized HW for... Image/video encode/decode (e.g., H.264, JPG)

- Audio recording/playback
- Voice "wake up" (e.g., Ok Google)
- pleasing to humans
- **Continuous sensing (health, fitness, GPS, etc)**

Camera "RAW" processing: processing data acquired by image sensor into images that are

Many 3D graphics tasks (rasterization, texture mapping, occlusion using the Z-buffer)

Deep network evaluation (Google's Tensor Processing Unit, Apple Neural engine, etc.)



Three things to know

- **CS149 if you need a refresher**)
 - Muti-core processing
 - **SIMD** processing
 - Hardware multi-threading
- What is the motivation for specialization via... 2.
 - Multiple types of processors (e.g., CPUs, GPUs)
 - Custom hardware units (ASIC)
- 3. mapping applications to modern computer systems?

What are these three hardware design strategies, and what problem/goals do they address? (See

Why is memory bandwidth a major constraint (often the most important constraint) when



Welcome to CS348K!

See website for tonight's reading

