## Lecture 6: Efficiently Evaluating Deep Networks

Visual Computing Systems Stanford CS348K, Spring 2023

## Today

We will discuss the workload of <u>evaluating</u> deep neural networks (performing "inference")

that is what your instructor knows best)

This lecture will be heavily biased towards concerns of DNNs that process images (to be honest, because



## Efficiency challenge

### Many DNN topologies (Many variants on common backbones)



Table 1. MobileNet Body Architecture					
Type / Stride	Filter Shape	Input Size			
Conv / s2	$3 \times 3 \times 3 \times 32$	$224\times224\times3$			
Conv dw / s1	$3 \times 3 \times 32 \text{ dw}$	$112\times112\times32$			
Conv / s1	$1 \times 1 \times 32 \times 64$	$112\times112\times32$			
Conv dw / s2	$3 \times 3 \times 64$ dw	$112 \times 112 \times 64$			
Conv / s1	$1\times1\times64\times128$	$56 \times 56 \times 64$			
Conv dw / s1	$3 \times 3 \times 128 \text{ dw}$	$56\times 56\times 128$			
Conv / s1	$1\times1\times128\times128$	$56\times56\times128$			
Conv dw / s2	$3  imes 3  imes 128 \ \mathrm{dw}$	$56\times56\times128$			
Conv / s1	$1\times1\times128\times256$	$28\times28\times128$			
Conv dw / s1	$3 \times 3 \times 256 \text{ dw}$	$28\times28\times256$			
Conv / s1	$1\times1\times256\times256$	$28\times28\times256$			
Conv dw / s2	$3 \times 3 \times 256 \text{ dw}$	$28\times28\times256$			
Conv / s1	$1\times1\times256\times512$	$14\times14\times256$			
$_{5 \times}$ Conv dw / s1	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$			
$^{\circ}$ Conv / s1	$1\times1\times512\times512$	$14 \times 14 \times 512$			
Conv dw / s2	$3 \times 3 \times 512 \; \mathrm{dw}$	$14\times14\times512$			
Conv / s1	$1\times1\times512\times1024$	$7 \times 7 \times 512$			
Conv dw / s2	$3 \times 3 \times 1024 \; \mathrm{dw}$	$7\times7\times1024$			
Conv / s1	$1\times1\times1024\times1024$	$7 \times 7 \times 1024$			
Avg Pool / s1	Pool $7 \times 7$	$7 \times 7 \times 1024$			
FC / s1	$1024 \times 1000$	$1 \times 1 \times 1024$			
Softmax / s1	Classifier	$1 \times 1 \times 1000$			



Relu activation Figure 10. The schema for  $35 \times 35$  grid (Inception-ResNet-A) module of Inception-ResNet-v1 network.

### Many Target Devices



## Mini-review / crash course: Convolutional Neural Networks



## **Gradient detection filters**



Note: you can think of a filter as a "detector" of a pattern, and the magnitude of a pixel in the output image as the "response" of the filter to the region surrounding each pixel in the input image



**Responds to** horizontal gradients

**Responds to** vertical gradients









## Applying many filters to an image at once

#### Input RGB image (W x H x 3)



#### 96 11x11x3 filters (3D because they operate on RGB)



#### 96 responses (normalized)





## Applying many filters to an image at once





## Adding additional layers







## Going deeper

Layer 1

Layer 2





### Visualization: images that generate strongest response for filters at each layer

### Filter 2 Filter 4 **ETRICE RICE** APPENDED TO T merning Sey DROBARD

#### Stanford CS348K, Spring 2023

#### Layer 3





#### **Inception (GoogleLeNet)**





## Efficiently implementing convolution layers



## Direct implementation of conv layer (batched)

float input[IMAGE\_BATCH\_SIZE][INPUT\_HEIGHT][INPUT\_WIDTH][INPUT\_DEPTH]; // input activations
float output[IMAGE\_BATCH\_SIZE][INPUT\_HEIGHT][INPUT\_WIDTH][LAYER\_NUM\_FILTERS]; // output activations
float layer\_weights[LAYER\_NUM\_FILTERS][LAYER\_CONVY][LAYER\_CONVX][INPUT\_DEPTH];
float layer\_biases[LAYER\_NUM\_FILTERS];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)
  for (int j=0; j<INPUT_HEIGHT; j++)
    for (int i=0; i<INPUT_WIDTH; i++)
    for (int f=0; f<LAYER_NUM_FILTERS; f++) {
      float tmp = layer_biases[LAYER_NUM_FILTERS];
      for (int kk=0; kk<INPUT_DEPTH; kk++) // sum over filter responses of input channels
      for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)
      for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)
        tmp += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
      output[img][j][i][f] = tmp;
    }
}</pre>
```

Seven loops with significant input data reuse: reuse of filter weights (during convolution), and reuse of input values (across different filters)



## **Convolutional layer in Halide**

```
int in_w, in_h, in_ch;
Func in_func;
int num_f, f_w, f_h, pad, stride; // parameters of the conv layer
Func forward = Func("conv");
Var x, y, z, n;
// This creates a padded input to avoid checking boundary
// conditions while computing the actual convolution
f_in_bound = BoundaryConditions::repeat_edge(in_func, 0, in_w, 0, in_h);
// Create buffers for layer parameters
Halide::Buffer<float> W(f_w, f_h, in_ch, num_f)
Halide::Buffer<float> b(num_f);
// domain of summation for filter of size f_w x f_h x in_ch
RDom r(0, f_w, 0, f_h, 0, in_ch);
// Initialize to bias
forward(x, y, z, n) = b(z);
forward(x, y, z, n) += W(r.x, r.y, r.z, z) *
```

### **Consider scheduling this seven-dimensional loop nest!**

- // input params: assume initialized
- // assume input function (activations) is initialized
- // z is num input channels, n is batch dimension

f\_in\_bound(x\*stride + r.x - pad, y\*stride + r.y - pad, r.z, n);



## **3x3 convolution as matrix-vector product ("explicit gemm")**

#### **Construct matrix from elements of input image**

<b>X</b> 00	<b>X</b> 01	X <sub>02</sub>	<b>X</b> 03	•••		
<b>X</b> 10	<b>X</b> <sub>11</sub>	<b>X</b> 12	<b>X</b> <sub>13</sub>	•••		
<b>X</b> 20	<b>X</b> <sub>21</sub>	<b>X</b> 22	<b>X</b> 23	•••		
<b>X</b> 30	<b>X</b> <sub>31</sub>	<b>X</b> <sub>32</sub>	<b>X</b> 33	••		
•••	•••	•••	•••			

### Note: 0-pad matrix

### **O(N)** storage overhead for filter with N elements Must construct input data matrix





## **3x3 convolution as matrix-vector product ("explicit gemm")**

<b>X</b> 00	<b>X</b> 01	X <sub>02</sub>	<b>X</b> 03	•••		
<b>X</b> 10	<b>X</b> <sub>11</sub>	<b>X</b> <sub>12</sub>	<b>X</b> <sub>13</sub>	•••		
X <sub>20</sub>	<b>X</b> <sub>21</sub>	<b>X</b> 22	<b>X</b> 23	•••		
<b>X</b> 30	<b>X</b> <sub>31</sub>	<b>X</b> 32	<b>X</b> 33	•••		
•••	•••	•••	•••			





### **Multiple convolutions on multiple input channels**

						char	nnel	2
						channe	1	
X <sub>00</sub>	<b>X</b> 01	<b>X</b> 02	<b>X</b> 03	•••	char	nel 0		
<b>X</b> 10	<b>X</b> 11	<b>X</b> 12	<b>X</b> 13	•••				
<b>X</b> 20	<b>X</b> 21	<b>X</b> 22	<b>X</b> 23	•••				
<b>X</b> 30	<b>X</b> 31	<b>X</b> 32	<b>X</b> 33	•••				
•••	•••	•••	•••					

#### 9 x num input channels



#### For each filter, sum responses over input channels

Equivalent to (3 x 3 x num\_channels) convolution on (W x H x num\_channels) input data

#### num filters

				_
$w_{000}$	$w_{001}$	$w_{002}$	•••	$w_{00N}$ -
$w_{010}$	$w_{011}$	$w_{012}$	•••	$w_{01N}$
•	• •	• •		•
$w_{080}$	$w_{081}$	$w_{082}$	• • •	$w_{08N}$
$w_{100}$	$w_{101}$	$w_{102}$	•••	$w_{10N}$
$w_{110}$	$w_{111}$	$w_{112}$	•••	$w_{11N}$
• •	• •	• •		•
$w_{180}$	$w_{181}$	$w_{182}$	• • •	$w_{18N}$
$w_{200}$	$w_{201}$	$w_{202}$	•••	$w_{20N}$
$w_{210}$	$w_{211}$	$w_{212}$	•••	$w_{21N}$
:	:	:		•
$w_{280}$	$w_{281}$	$w_{282}$	• • •	$w_{28N}$



## **Conv layer to explicit GEMM mapping**

The convolution operation on 4D tensors can be mapped as matrix-multiply operation on 2D matrices

Convolution					
y = CONV(x,w)					
x[N,H,W,C]	:	4D activation tensor			
w[K,R,S,C]	:	4D filter tensor			
y[N,P,Q,K]	:	4D output tensor			

Symbol reference: **Spatial support of filters: R x S** Input channels: C Number of filters: K **Batch size: N** 





## High performance implementations of GEMM exist

#### cuBLAS Performance

The cuBLAS library is highly optimized for performance on NVIDIA GPUs, and leverages tensor cores for acceleration of .ow and mixed precision matrix multiplication.

#### cuBLAS Key Features

- Complete support for all 152 standard BLAS routines
- Support for half-precision and integer matrix multiplication
- GEMM and GEMM extensions optimized for Volta and Turing Tensor Cores
- GEMM performance tuned for sizes used in various Deep Learning models
- Supports CUDA streams for concurrent operations





### To use "off the shelf" libraries, must materialize input matrices.

### Increases DRAM traffic by a factor of R x S (To read input data from activation tensor and constitute "convolution matrix")

#### Also requires large amount of aux storage



### Intel<sup>®</sup> oneAPI Math Kernel Library

Intel®-Optimized Math Library for Numerical Computing

#### **Optimized Library for Scientific Computing**

- Enhanced math routines enable developers and data scientists to create performant science, engineering, or financial applications
- Core functions include BLAS, LAPACK, sparse solvers, fast Fourier transforms (FFT), random number generator functions (RNG), summary statistics, data fitting, and vector math
- Optimizes applications for current and future generations of Intel<sup>®</sup> CPUs, GPUs, and other accelerators
- Is a seamless upgrade for previous users of the Intel<sup>®</sup> Math Kernel Library (Intel<sup>®</sup> MKL)

### Download as Part of the Toolkit

oneMKL is included in the Intel oneAPI Base Toolkit, which is a core set of tools and libraries for developing high-performance, datacentric applications across diverse architectures.

Get It Now  $\rightarrow$ 



## **Dense matrix multiplication**

```
float A[M][K];
float B[K][N];
float C[M][N];
// compute C += A * B
#pragma omp parallel for
for (int j=0; j<M; j++)</pre>
  for (int i=0; i<N; i++)</pre>
     for (int k=0; k<K; k++)</pre>
          C[j][i] += A[j][k] * B[k][i];
```

What is the problem with this implementation?

Low arithmetic intensity (does not exploit temporal locality in access to A and B)





## **Blocked dense matrix multiplication**



### Idea: compute partial result for block of C while required blocks of A and B remain in cache (Assumes BLOCKSIZE chosen to allow block of A, B, and C to remain resident)

Self check: do you want as big a BLOCKSIZE as possible? Why?



## Hierarchical blocked matrix mult

### **Exploit multiple levels of memory hierarchy**

```
float A[M][K];
float B[K][N];
float C[M][N];
// compute C += A * B
#pragma omp parallel for
for (int jblock2=0; jblock2<M; jblock2+=L2_BLOCKSIZE_J)</pre>
  for (int iblock2=0; iblock2<N; iblock2+=L2_BLOCKSIZE_I)</pre>
     for (int kblock2=0; kblock2<K; kblock2+=L2_BLOCKSIZE_K)</pre>
        for (int jblock1=0; jblock1<L1_BLOCKSIZE_J; jblock1+=L1_BLOCKSIZE_J)</pre>
            for (int iblock1=0; iblock1<L1_BLOCKSIZE_I; iblock1+=L1_BLOCKSIZE_I)</pre>
               for (int kblock1=0; kblock1<L1_BLOCKSIZE_K; kblock1+=L1_BLOCKSIZE_K)</pre>
                    for (int j=0; j<BLOCKSIZE_J; j++)</pre>
                       for (int i=0; i<BLOCKSIZE_I; i++)</pre>
                          for (int k=0; k<BLOCKSIZE_K; k++)</pre>
```

Not shown: final level of "blocking" for register locality...

. . .



## **Blocked dense matrix multiplication (1)**



### **Vectorize i loop** Good: also improves spatial locality in access to B Bad: working set increased by SIMD\_WIDTH, still walking over B in large steps



## **Blocked dense matrix multiplication (2)**



### Assume *i* dimension is small. Previous vectorization scheme (1) would not work well. **Pre-transpose block of B (copy block of B to temp buffer in transposed form) Vectorize innermost loop**



### Different layers of a single DNN may benefit from unique scheduling strategies (different matrix dimensions) Table 1 Mabile Nat Rody Architecture

Notice sizes of weights and activations in this network: (and consider SIMD widths of modern machines).

**Ug for library implementers!** 

Type / Stride	Filter Shape	Input Size				
Conv / s2	$3 \times 3 \times 3 \times 32$	$224 \times 224 \times 3$				
Conv dw / s1	$3 \times 3 \times 32 \text{ dw}$	$112 \times 112 \times 32$				
Conv / s1	$1 \times 1 \times 32 \times 64$	$112 \times 112 \times 32$				
Conv dw / s2	$3 \times 3 \times 64 \text{ dw}$	$112 \times 112 \times 64$				
Conv / s1	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$				
Conv dw / s1	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$				
Conv / s1	$1 \times 1 \times 128 \times 128$	$56 \times 56 \times 128$				
Conv dw / s2	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$				
Conv / s1	$1 \times 1 \times 128 \times 256$	$28 \times 28 \times 128$				
Conv dw / s1	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$				
Conv / s1	$1 \times 1 \times 256 \times 256$	$28 \times 28 \times 256$				
Conv dw / s2	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$				
Conv / s1	$1 \times 1 \times 256 \times 512$	$14 \times 14 \times 256$				
$\frac{1}{5}$ Conv dw / s1	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$				
$\frac{3}{\text{Conv}/\text{s1}}$	$1 \times 1 \times 512 \times 512$	$14 \times 14 \times 512$				
Conv dw / s2	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$				
Conv / s1	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$				
Conv dw / s2	$3 \times 3 \times 1024 \text{ dw}$	$7 \times 7 \times 1024$				
Conv / s1	$1 \times 1 \times 1024 \times 1024$	$7 \times 7 \times 1024$				
Avg Pool / s1	Pool $7 \times 7$	$7 \times 7 \times 1024$				
FC / s1	$1024 \times 1000$	$1 \times 1 \times 1024$				
Softmax / s1	Classifier	$1 \times 1 \times 1000$				



## **Optimization: do not materialize full matrix** ("implicit gemm")

This is a naive implementation that does not perform blocking, but indexes into input weight and activation tensors.

Symbol reference: **Spatial support of filters: R x S** Input channels: C Number of filters: K **Batch size:** N

Image credit: NVIDIA

### **GEMM TRIPLE NEST LOOP**

```
int GEMM M = N * P * Q;
int GEMM N = K;
int GEMM K = R * S * C;
for (int gemm_m = 0; gemm_m < GEMM_M; ++gemm_m) {</pre>
  for (int gemm n = 0; gemm n < GEMM N; ++gemm n) {</pre>
    int n = gemm m / (PQ);
    int npq residual = gemm_m % (PQ);
    int p = npq residual / Q;
    int q = npq residual % Q;
    Accumulator accum = 0;
    for (int gemm k = 0; gemm k < GEMM K; ++gemm k) {</pre>
      int k = gemm n;
      int crs residual = gemm k / C;
      int r = crs_residual / S;
      int s = crs residual % S;
      int c = gemm k % C;
      int h = h bar(p, r);
      int w = w_bar(q, s);
      ElementA a = activation tensor.at({n, h, w, c});
      ElementB b = filter_tensor.at({k, r, s, c});
      accum += a * b;
    C[gemm_m * K + gemm_n] = accum;
```











# Optimization: do not materialize full matrix ("implicit gemm")

Better implementation: materialize only a sub-block of the convolution matrix at a time in GPU on-chip "shared memory"

Forward I	Pro	opagation (Fp
<b>y</b> =	: (	CONV ( <b>x</b> , <b>w</b> )
x[N,H,W,C]	:	4D activation
w[K,R,S,C]	:	4D filter tens
<b>y</b> [N,P,Q,K]	:	4D output ter

Does not require additional off-chip storage and does not increase required DRAM traffic.

Use well-tuned shared-memory based GEMM routines to perform sub-block GEMM (see CUTLASS)

Symbol reference: Spatial support of filters: R x S Input channels: C Number of filters: K Batch size: N

Image credit: NVIDIA





### **NVIDIA CUTLASS** Basic primitives/building block for implementing your custom high performance DNN layers. (e.g, unusual sizes that haven't been heavily tuned by cuDNN)

Search	h or jump to 🕧 P	ull requests Issues Marketplace Explor	e
	cutlass Public		⊙ Wate
<> Code	🕑 Issues 23 ট্র Pull requests	10 🖓 Discussions 🕞 Actions	🗄 Projects 🖽 Wiki 🕕 Security
្រៃ ma	aster 👻 🧚 6 branches 🔿 19 ta	gs	Go to file Add file - Code -
S s	s <b>jfeng1999</b> [style] fix code indentatior	n ( <b>#449)</b>	✓ dd571f0 11 days ago ひ209 commits
	github	Updated README and added issue template	es. (#382) 4 months ago
<b>b</b> c	cmake	CUTLASS 2.6 (#298)	9 months ago
c	docs	Set theme jekyll-theme-minimal	4 months ago
e	examples	Transposed conv2d and wgrad split k examp	eles (#413) 22 days ago
i i	nclude/cutlass	[style] fix code indentation (#449)	11 days ago
	README.md		

CUTLASS 2.8 - November 2021

CUTLASS is a collection of CUDA C++ template abstractions for implementing high-performance matrixmultiplication (GEMM) and related computations at all levels and scales within CUDA. It incorporates strategies for hierarchical decomposition and data movement similar to those used to implement cuBLAS and cuDNN. CUTLASS decomposes these "moving parts" into reusable, modular software components abstracted by C++ template classes. These thread-wide, warp-wide, block-wide, and device-wide primitives can be specialized and tuned via custom tiling sizes, data types, and other algorithmic policy. The resulting flexibility simplifies their use as building blocks within custom kernels and applications. Fast (in-shared memory) GEMM Fast WARP level GEMMs Iterators for fast block loading/tensor indexing Tensor reductions Etc.



## **Recall: NVIDIA V100 GPU (80 SMs)**





(4096 bit interface)

Many processing units and many tensor cores.

Need "a lot of parallel work" to fill the machine.



## Higher performance with "more work"

N=1, P=Q=64 case:

64 x 64 x 128 x 1 = 524K outputs = 2 MB of output data (float32)

N=32, P=Q=256 case: 256 x 256 x 128 x 32 = 256M outputs = 1 GB of output data (float32)





## **Direct implementation of conv layer**

float input[IMAGE\_BATCH\_SIZE][INPUT\_HEIGHT][INPUT\_WIDTH][INPUT\_DEPTH]; // input activations
float output[IMAGE\_BATCH\_SIZE][INPUT\_HEIGHT][INPUT\_WIDTH][LAYER\_NUM\_FILTERS]; // output activations
float layer\_weights[LAYER\_NUM\_FILTERS][LAYER\_CONVY][LAYER\_CONVX][INPUT\_DEPTH];
Float layer\_biases[LAYER\_NUM\_FILTERS];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)
for (int j=0; j<INPUT_HEIGHT; j++)
for (int i=0; i<INPUT_WIDTH; i++)
for (int f=0; f<LAYER_NUM_FILTERS; f++) {
    float tmp = layer_biases[LAYER_NUM_FILTERS];
    for (int kk=0; kk<INPUT_DEPTH; kk++) // sum over filter responses of input channels
    for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)
    for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)
        tmp += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
    output[img][j][i][f] = tmp;
}</pre>
```

### Or you can just directly implement this loop nest directly yourself.



### Low-level vendor libraries offer high-performance implementations of key DNN layers

## NVIDIA cuDNN



### Intel<sup>®</sup> oneAPI Deep Neural Network Library





## **Example: CUDNN convolution**

cud	nnStatus_t cudnnConvolutionForward(		
	cudnnHandle_t	handle,	
	const void	*alpha,	
	<pre>const cudnnTensorDescriptor_t</pre>	xDesc,	
	const void	*х,	
	<pre>const cudnnFilterDescriptor_t</pre>	wDesc,	
	const void	*W,	
	<pre>const cudnnConvolutionDescriptor t</pre>	convDesc,	
	cudnnConvolutionFwdAlgo_t	algo,	
	void	*workSpace,	
	size_t	workSpaceSizeIn	Bytes,
	const void	*beta,	
	<pre>const cudnnTensorDescriptor_t</pre>	yDesc,	CUDNN_CONVOLU
	void	*у)	tensor dat

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_IMPLICIT\_PRECOMP\_GEMM

This algorithm expresses convolution as a matrix product without actually explicitly forming the matrix that holds the input tensor data, but still needs some memory workspace to precompute some indices in order to facilitate the implicit construction of the matrix that holds the input tensor data.

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_GEMM

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_DIRECT

This algorithm expresses the convolution as a direct convolution (for example, without implicitly or explicitly doing a matrix multiplication).

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_FFT

This algorithm uses the Fast-Fourier Transform approach to compute the convolution. A significant memory workspace is needed to store intermediate results.

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_FFT\_TILING

This algorithm uses the Fast-Fourier Transform approach but splits the inputs into tiles. A significant memory workspace is needed to store intermediate results but less than CUDNN\_CONVOLUTION\_FWD\_ALGO\_FFT for large size images.

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_WINOGRAD

This algorithm uses the Winograd Transform approach to compute the convolution. A reasonably sized workspace is needed to store intermediate results.

#### CUDNN\_CONVOLUTION\_FWD\_ALGO\_WINOGRAD\_NONFUSED

### **Possible algorithms:**

#### TION\_FWD\_ALGO\_IMPLICIT\_GEMM

ithm expresses the convolution as a matrix product without actually explicitly forming the matrix that holds the input a.

This algorithm expresses the convolution as an explicit matrix product. A significant memory workspace is needed to store the matrix that holds the input tensor data.

This algorithm uses the Winograd Transform approach to compute the convolution. A significant workspace may be needed to store intermediate results.



## NCHW tensor data layout

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5.
- W is the image width; 4.



1	2	3
5	6	7
9	10	11
13	14	15
17	18	19

. . .

c = 1

• - ·			
20	21	22	23
24	25	26	27
28	29	30	31
32	33	34	35
36	37	38	39

c = 2

40	41	42	43
44	45	46	47
48	49	50	51
52	53	54	55
56	57	58	59

...

c = 62

<b>c</b> =	63
------------	----

the second se			
1240	1241	1242	1243
1244	1245	1246	1247
1248	1249	1250	1251
1252	1253	1254	1255
1256	1257	1258	1259

1260	1261	1262	1263
1264	1265	1266	1267
1268	1269	1270	1271
1272	1273	1274	1275
1276	1277	1278	1279



## NHWC tensor data layout

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5.
- W is the image width; 4.



		^
~	_	
~	_	•
_		_

0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15
16	17	18	19

. . .

c = 1

20	21	22	23
24	25	26	27
28	29	30	31
32	33	34	35
36	37	38	39

c = 2

40	41	42	43
44	45	46	47
48	49	50	51
52	53	54	55
56	57	58	59

. . .

1240	1241	1242	1243
1244	1245	1246	1247
1248	1249	1250	1251
1252	1253	1254	1255
1256	1257	1258	1259

c = 63

1260	1261	1262	1263
1264	1265	1266	1267
1268	1269	1270	1271
1272	1273	1274	1275
1276	1277	1278	1279



## Another tensor layout (blocked C)

- N is the batch size; 1.
- C is the number of feature maps (i.e., number of channels); 64.
- H is the image height; 5.
- W is the image width; 4.



c = 0			
0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15
16	17	18	19

. . .

c = 1

20	21	22	23
24	25	26	27
28	29	30	31
32	33	34	35
36	37	38	39

c = 2

40	41	42	43
44	45	46	47
48	49	50	51
52	53	54	55
56	57	58	59

c = 62

1240	1241	1242	1243
1244	1245	1246	1247
1248	1249	1250	1251
1252	1253	1254	1255
1256	1257	1258	1259

c = 63

1260	1261	1262	1263
1264	1265	1266	1267
1268	1269	1270	1271
1272	1273	1274	1275
1276	1277	1278	1279



# High level DNN libraries offer high-performance implementations of key DNN layers



tensorflow::ops::AvgPool	Performs average pooling on the input.
tensorflow::ops::AvgPool3D	Performs 3D average pooling on the input.
tensorflow::ops::AvgPool3DGrad	Computes gradients of average pooling function.
tensorflow::ops::BiasAdd	Adds bias to value.
tensorflow::ops::BiasAddGrad	The backward operation for "BiasAdd" on the "bias" te
tensorflow::ops::Conv2D	Computes a 2-D convolution given 4-D <b>input</b> and <b>fi</b>
tensorflow::ops::Conv2DBackpropFilter	Computes the gradients of convolution with respect t
tensorflow::ops::Conv2DBackpropInput	Computes the gradients of convolution with respect t
tensorflow::ops::Conv3D	Computes a 3-D convolution given 5-D <b>input</b> and <b>fi</b>
tensorflow::ops::Conv3DBackpropFilterV2	Computes the gradients of 3-D convolution with respo
tensorflow::ops::Conv3DBackpropInputV2	Computes the gradients of 3-D convolution with resp
tensorflow::ops::DataFormatDimMap	Returns the dimension index in the destination data f
tensorflow::ops::DataFormatVecPermute	Permute input tensor from src_format to dst_for
tensorflow::ops::DepthwiseConv2dNative	Computes a 2-D depthwise convolution given 4-D inp tensors.
tensorflow::ops::DepthwiseConv2dNativeBackpropFilter	Computes the gradients of depthwise convolution with
tensorflow::ops::DepthwiseConv2dNativeBackpropInput	Computes the gradients of depthwise convolution with
tensorflow::ops::Dilation2D	Computes the grayscale dilation of 4-D input and 3-
tensorflow::ops::Dilation2DBackpropFilter	Computes the gradient of morphological 2-D dilation filter.
tensorflow::ops::Dilation2DBackpropInput	Computes the gradient of morphological 2-D dilation input.
tensorflow::ops::Elu	Computes exponential linear: exp(features) - 1 otherwise.
tensorflow::ops::FractionalAvgPool	Performs fractional average pooling on the input.
tensorflow::ops::FractionalMaxPool	Performs fractional max pooling on the input.
tensorflow::ops::FusedBatchNorm	Batch normalization.

tensorflow::ops::FusedBatchNormGr tensorflow::ops::FusedBatchNormGi tensorflow::ops::FusedBatchNormGr tensorflow::ops::FusedBatchNormV2 tensorflow::ops::FusedBatchNormV3 tensorflow::ops::FusedPadConv2D tensorflow::ops::FusedResizeAndPa tensorflow::ops::InTopK tensorflow::ops::InTopKV2 tensorflow::ops::L2Loss tensorflow::ops::LRN tensorflow::ops::LogSoftmax tensorflow::ops::MaxPool tensorflow::ops::MaxPool3D tensorflow::ops::MaxPool3DGrad tensorflow::ops::MaxPool3DGradGra tensorflow::ops::MaxPoolGradGrad tensorflow::ops::MaxPoolGradGradV tensorflow::ops::MaxPoolGradGradV tensorflow::ops::MaxPoolGradV2 tensorflow::ops::MaxPoolV2 tensorflow::ops::MaxPoolWithArgm tensorflow::ops::NthElement tensorflow::ops::QuantizedAvgPool tensorflow::ops:: QuantizedBatchNormWithGlobalNorn tensorflow::ops::QuantizedBiasAdd tensorflow::ops::QuantizedConv2D tensorflow::ops::QuantizedMaxPool

rad	Gradient for batch normalization.
radV2	Gradient for batch normalization.
radV3	Gradient for batch normalization.
2	Batch normalization.
3	Batch normalization.
	Performs a padding as a preprocess during a convolution.
dConv2D	Performs a resize and padding as a preprocess during a convolution.
	Says whether the targets are in the top <b>K</b> predictions.
	Says whether the targets are in the top <b>K</b> predictions.
	L2 Loss.
	Local Response Normalization.
	Computes log softmax activations.
	Performs max pooling on the input.
	Performs 3D max pooling on the input.
	Computes gradients of 3D max pooling function.
d	Computes second-order gradients of the maxpooling function.
	Computes second-order gradients of the maxpooling function.
2	Computes second-order gradients of the maxpooling function.
/ithArgmax	Computes second-order gradients of the maxpooling function.
	Computes gradients of the maxpooling function.
	Performs max pooling on the input.
ax	Performs max pooling on the input and outputs both max values and indices.
	Finds values of the n-th order statistic for the last dimension.
	Produces the average pool of the input tensor for quantized types.
malization	Quantized Batch normalization.
	Adds Tensor 'bias' to Tensor 'input' for Quantized types.
	Computes a 2D convolution given quantized 4D input and filter tensors.
	Produces the max pool of the input tensor for quantized types.



### High level DNN libraries offer high-performance implementations of **key DNN layers**

### TensorFlow **NN ops**

tensorflow::ops::AvgPool	Performs average pooling on the input.
tensorflow::ops::AvgPool3D	Performs 3D average pooling on the input.
tensorflow::ops::AvgPool3DGrad	Computes gradients of average pooling function.
tensorflow::ops::BiasAdd	Adds bias to value.
tensorflow::ops::BiasAddGrad	The backward operation for "BiasAdd" on the "bias" te
tensorflow::ops::Conv2D	Computes a 2-D convolution given 4-D input and fi
tensorflow::ops::Conv2DBackpropFilter	Computes the gradients of convolution with respect t
tensorflow::ops::Conv2DBackpropInput	Computes the gradients of convolution with respect t
tensorflow::ops::Conv3D	Computes a 3-D convolution given 5-D <b>input</b> and <b>fi</b>
tensorflow::ops::Conv3DBackpropFilterV2	Computes the gradients of 3-D convolution with resp
tensorflow::ops::Conv3DBackpropInputV2	Computes the gradients of 3-D convolution with resp
tensorflow::ops::DataFormatDimMap	Returns the dimension index in the destination data f
tensorflow::ops::DataFormatVecPermute	Permute input tensor from src_format to dst_for
tensorflow::ops::DepthwiseConv2dNative	Computes a 2-D depthwise convolution given 4-D <b>in</b> ; tensors.
tensorflow::ops::DepthwiseConv2dNativeBackpropFilter	Computes the gradients of depthwise convolution wit
tensorflow::ops::DepthwiseConv2dNativeBackpropInput	Computes the gradients of depthwise convolution wit
tensorflow::ops::Dilation2D	Computes the grayscale dilation of 4-D <b>input</b> and 3-
tensorflow::ops::Dilation2DBackpropFilter	Computes the gradient of morphological 2-D dilation filter.
tensorflow::ops::Dilation2DBackpropInput	Computes the gradient of morphological 2-D dilation

## NVIDIA cuDNN



Implemented via **lower level libraries** 

Intel<sup>®</sup> oneAPI Deep Neural Network Library





## Many efforts to automatically schedule key DNN operations







license Apache 2.0 build passing

Documentation | Contributors | Community | Release Notes

TVM is a compiler stack for deep learning systems. It is designed to close the gap between the p Mar 3, 2021 • Lianmin Zheng, Chengfan Jia, Minmin Sun, Zhao Wu, Cody Hao Yu learning frameworks, and the performance- and efficiency-focused hardware backends. TVM wc frameworks to provide end to end compilation to different backends. Checkout the tym stack hor information.

**NVIDIA** TensorRT Programmable Inference Accelerator





**-**tvm

COMMUNITY

DOWNLOAD VTA

BLOG DOCS

GITHUB CONFERENCE

### Introducing TVM Auto-scheduler (a.k.a. Ansor)

Optimizing the execution speed of deep neural networks is extremely hard with the growing model size, operator diversity, and hardware heterogeneity. From a computational perspective, deep neural networks are just layers and layers of tensor computations. These tensor computations, such as matmul and conv2d, can be described by mathematical expressions. However, providing high-performance implementations for them on modern hardware can be very challenging. We have to various low-level optimizations and utilize special hardware intrinsics to achieve high performance. It takes huge engineering effort to build linear algebra and ne network acceleration libraries like CuBLAS, CuDNN, oneMKL, and oneDNN

Our life will be much easier if we can just write mathematical expressions and have something magically turn them into efficient code implementations. Three year deep learning compiler TVM and its search module AutoTVM were built as the first step towards this goal. AutoTVM employs a template-based search algorithm to efficient implementations for a given tensor computation. However, it is a template-based approach, so it still requires domain experts to implement a non-trivial r template for every operator on every platform. Today, there are more than 15k lines of code for these templates in the TVM code repository. Besides being very hard develop, these templates often have inefficient and limited search spaces, making them unable to achieve optimal performance.

